� ��b�8]x(_]@,Banana Pi BPI-M2-Ultra*2sinovoip,bpi-m2-ultraallwinner,sun8i-r40clocks=osc24MD 2fixed-clockQn6a�Pposc24M�osc32kD 2fixed-clockQ�aN  pext-osc32k�!cpuscpu@02arm,cortex-a7�cpu���cpu���� cpu@12arm,cortex-a7�cpu���cpu��� cpu@22arm,cortex-a7�cpu���cpu��� cpu@32arm,cortex-a7�cpu���cpu��� display-engine#2allwinner,sun8i-r40-display-engine��okaythermal-zonescpu0-thermal� tripscpu-hot+8�7��passive�cpu-very-hot+�87 �criticalcooling-mapscpu-hot-limitB0G �������� �������� �������� ��������gpu-thermal� soc 2simple-bus=clock@100000072allwinner,sun8i-r40-de2-clkallwinner,sun8i-h3-de2-clk��<��busmodV$D]� mixer@1100000 2allwinner,sun8i-r40-de2-mixer-0�� �busmodV �portsport@1�endpointj�4mixer@1200000 2allwinner,sun8i-r40-de2-mixer-1� �  �busmodV �portsport@1�endpointj�7deinterlace@1400000?2allwinner,sun8i-r40-deinterlaceallwinner,sun8i-h3-deinterlace�@�7�� �busmodramV z]� �dma-memsystem-control@1c00000F2allwinner,sun8i-r40-system-controlallwinner,sun4i-a10-system-control��0=sram@1d00000 2mmio-sram��  =� sram-section@082allwinner,sun8i-r40-sram-c1allwinner,sun4i-a10-sram-c1��interrupt-controller@1c000302allwinner,sun7i-a20-sc-nmi����0  z�,dma-controller@1c0200012allwinner,sun8i-r40-dmaallwinner,sun50i-a64-dma��  z���V��'spi@1c05000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi��P z �)q�ahbmodV �disabledspi@1c06000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi��` z �*r�ahbmodV �disabledcsi@1c0900022allwinner,sun8i-r40-csi0allwinner,sun7i-a20-csi0��� z*�8�� �busispramV ��dma-mem �disabledvideo-codec@1c0e000!2allwinner,sun8i-r40-video-engine����5�� �ahbmodramV z5�mmc@1c0f00012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc���� k�ahbmmcVahb default z �okay$0: mmc@1c1000012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc���!l�ahbmmcV ahb z!�okaydefault $CP0[mmc@1c1100032allwinner,sun8i-r40-emmcallwinner,sun50i-a64-emmc���"m�ahbmmcV ahb default z"�okay$C0[mmc@1c1200012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc�� �#n�ahbmmcV ahb default z# �disabledphy@1c134002allwinner,sun8i-r40-usb-phy ��4�H����iphy_ctrlpmu0pmu1pmu2�|}~�usb0_phyusb1_phyusb2_phyV!usb0_resetusb1_resetusb2_reset�okays~��crypto@1c150002allwinner,sun8i-r40-crypto��P z^�p�busmodVspi@1c17000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi��p z �+s�ahbmodV �disabledsata@1c180002allwinner,sun8i-r40-ahci��� z8�-{Vahci�okay��usb@1c19000&2allwinner,sun8i-r40-ehcigeneric-ehci��� zL�0V��usb�okayusb@1c19400&2allwinner,sun8i-r40-ohcigeneric-ohci��� z@�3�V��usb�okayusb@1c1c000&2allwinner,sun8i-r40-ehcigeneric-ehci��� zN�1V��usb�okayusb@1c1c400&2allwinner,sun8i-r40-ohcigeneric-ohci��� zA�4�V��usb�okayspi@1c1f000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi��� z2�,t�ahbmodV �disabledclock@1c200002allwinner,sun8i-r40-ccu�� �  �hoscloscD]�rtc@1c204002allwinner,sun8i-r40-rtc�� zposc32kosc32k-out�!D� pinctrl@1c208002allwinner,sun8i-r40-pinctrl�� z�O �apbhosclosc����default "�#�� $(�can-ph-pins 6PH20PH21;cancan-pa-pins 6PA16PA17;canclk-out-a-pin6PI12 ;clk_out_a�"gmac-rgmii-pinsB6PA0PA1PA2PA3PA4PA5PA6PA7PA8PA10PA11PA12PA13PA15PA16;gmacD(�1i2c0-pins6PB0PB1;i2c0�+i2c1-pins 6PB18PB19;i2c1�-i2c2-pins 6PB20PB21;i2c2�.i2c3-pins6PI0PI1;i2c3�/i2c4-pins6PI2PI3;i2c4�0ir0-pins6PB4;ir0�%ir1-pins6PB23;ir1�&mmc0-pins6PF0PF1PF2PF3PF4PF5;mmc0DS�mmc1-pg-pins6PG0PG1PG2PG3PG4PG5;mmc1DS�mmc2-pins76PC5PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24;mmc2DS�mmc3-pins6PI4PI5PI6PI7PI8PI9;mmc3DS�uart0-pb-pins 6PB22PB23;uart0�(uart3-pg-pins6PG6PG7;uart3�)uart3-rts-cts-pg-pins6PG8PG9;uart3�*timer@1c20c002allwinner,sun4i-a10-timer�� �HzCD�watchdog@1c20c902allwinner,sun4i-a10-wdt�� � z�ir@1c21800.2allwinner,sun8i-r40-irallwinner,sun6i-a31-ir�� %default�P��apbir zV9�okayir@1c21c00.2allwinner,sun8i-r40-irallwinner,sun6i-a31-ir�� &default�Q��apbir zV: �disabledi2s@1c22000`/2allwinner,sun8i-r40-i2sallwinner,sun8i-h3-i2s��  z�Tu�apbmodV=q''vrxtxi2s@1c22400`/2allwinner,sun8i-r40-i2sallwinner,sun8i-h3-i2s��$ zW�Uv�apbmodV>q''vrxtxi2s@1c22800`/2allwinner,sun8i-r40-i2sallwinner,sun8i-h3-i2s��( zZ�Vw�apbmodV?q''vrxtxthermal-sensor@1c24c002allwinner,sun8i-r40-ths��L�Ri�busmod z$V;��serial@1c280002snps,dw-apb-uart�€ z���`VI�okaydefault (serial@1c284002snps,dw-apb-uart�„ z���aVJ �disabledserial@1c288002snps,dw-apb-uart�ˆ z���bVK �disabledserial@1c28c002snps,dw-apb-uart�Œ z���cVL�okaydefault )*�bluetooth2brcm,bcm43438-bt���lpo��� � ��`serial@1c290002snps,dw-apb-uart� z���dVM �disabledserial@1c294002snps,dw-apb-uart�” z���eVN �disabledserial@1c298002snps,dw-apb-uart�˜ z���fVO �disabledserial@1c29c002snps,dw-apb-uart�œ z���gVP �disabledi2c@1c2ac002allwinner,sun6i-a31-i2c�¬ z�WV@ +default�okaypmic@342x-powers,axp221�4,z��ac-power 2x-powers,axp221-ac-power-supply �disabledadc2x-powers,axp221-adcbattery-power%2x-powers,axp221-battery-power-supply �disabledregulators �dcdc1(vcc-3v37K2Z�c2Z��dcdc2(vdd-cpu7KB@c� �dcdc3(vdd-sys7KB@c� dcdc4(dcdc4dcdc5 (vcc-dram7K�`c�`dc1sw (vcc-gmac-phyK2Z�c2Z��3dc5ldo(dc5ldoaldo1(aldo1aldo2(vcc-paK&%�c&%��#aldo3(avcc7K)2�c2Z�dldo1 (vcc-wifi-ioKw@c2Z��dldo2 (vcc-wifi7K2Z�c2Z��dldo3 (vcc-wifi-27K2Z�c2Z�dldo4 (vdd2v5-sataK&%�c&%��eldo1(eldo1�$eldo2(eldo2eldo3 (vdd1v2-sataKO�cO��ldo_io0(ldo_io0 �disabledldo_io1(ldo_io1 �disabledrtc_ldo7K-��c-��(rtc_ldodrivevbus (drivevbus �disabledusb-power!2x-powers,axp221-usb-power-supply �disabledi2c@1c2b0002allwinner,sun6i-a31-i2c�° z�XVA -default �disabledi2c@1c2b4002allwinner,sun6i-a31-i2c�´ z �YVB .default �disabledi2c@1c2b8002allwinner,sun6i-a31-i2c�¸ zX�ZVC /default �disabledcan@1c2bc002allwinner,sun8i-r40-can�¼ z�[VD �disabledi2c@1c2c0002allwinner,sun6i-a31-i2c��� zY�_VH 0default �disabledgpu@1c40000&2allwinner,sun8i-r40-maliarm,mali-400��TzEFGHJKI#{gpgpmmupp0ppmmu0pp1ppmmu1pmu�A� �buscoreV)ethernet@1c500002allwinner,sun8i-r40-gmac��� zU{macirqV( stmmaceth�@ �stmmaceth�okaydefault 1�2 �rgmii-id�3mdio2snps,dwmac-mdioethernet-phy@12ethernet-phy-ieee802.3-c22��2dram-controller@1c620002allwinner,sun8i-r40-mbus�� �� �@���tcon-top@1c700002allwinner,sun8i-r40-tcon-top��0�K�����$�bustcon-tv0tve0tcon-tv1tve1dsi'ptcon-top-tv0tcon-top-tv1tcon-top-dsiV3D�=portsport@0�endpointj4�port@1�endpoint@0�endpoint@1�endpoint@2�j5�>endpoint@3�j6�Aport@2�endpoint@1�j7�port@3�endpoint@0�endpoint@1�endpoint@2�j8�?endpoint@3�j9�Bport@4�endpoint@0�j:�@endpoint@1�j;�Cport@5�endpointj<�Elcd-controller@1c730002allwinner,sun8i-r40-tcon-tv��0 z3�I= �ahbtcon-ch1V1lcd�okayportsport@0�endpoint@0�j>�5endpoint@1�j?�8port@1�endpoint@1�j@�:lcd-controller@1c740002allwinner,sun8i-r40-tcon-tv��@ z4�J= �ahbtcon-ch1V2lcd �disabledportsport@0�endpoint@0�jA�6endpoint@1�jB�9port@1�endpoint@1�jC�;interrupt-controller@1c81000 2arm,gic-400 ��� �@ �` �� z �hdmi@1ee000092allwinner,sun8i-r40-dw-hdmiallwinner,sun8i-a83t-dw-hdmi��� z: �;�� �iahbisfrtmdscecV#ctrl�D�phy�okayportsport@0�endpointjE�<port@1�endpointjF�Ghdmi-phy@1ef00002allwinner,sun8i-r40-hdmi-phy�� �:��busmodpll-0pll-1V"phys�Dpmu2arm,cortex-a7-pmu0zxyz{� timer2arm,armv7-timer0z   opp-table-cpu2operating-points-v2��opp-720000000�*�T �B@B@� ���opp-912000000�6\ ������ ���opp-1008000000�<� ��@�@� ���opp-1104000000�Aʹ ������ ���opp-1200000000�G�� �� � � ���aliases /soc/ethernet@1c50000/soc/serial@1c28000chosenserial0:115200n8connector2hdmi-connector�aportendpointjG�Fleds 2gpio-ledspwr-led'bananapi:red:pwr=-onuser-led-green'bananapi:green:user=user-led-blue'bananapi:blue:user=vcc5v02regulator-fixed(vcc5v0KLK@cLK@;@�wifi_pwrseq2mmc-pwrseq-simpleS �� �ext_clock� #address-cells#size-cellsinterrupt-parentmodelcompatibleranges#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandledevice_typeregclocksclock-names#cooling-cellsoperating-points-v2cpu-supplyallwinner,pipelinesstatuspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceresets#reset-cellsremote-endpointinterruptsinterconnectsinterconnect-namesinterrupt-controller#interrupt-cellsdma-channelsdma-requests#dma-cellsallwinner,sramreset-namespinctrl-0pinctrl-namesvmmc-supplybus-widthcd-gpiosvqmmc-supplymmc-pwrseqnon-removablereg-names#phy-cellsusb1_vbus-supplyusb2_vbus-supplyahci-supplyphy-supplyphysphy-namesgpio-controller#gpio-cellsvcc-pa-supplyvcc-pc-supplyvcc-pd-supplyvcc-pe-supplyvcc-pf-supplyvcc-pg-supplypinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsdmasdma-names#thermal-sensor-cellsreg-shiftreg-io-widthuart-has-rtsctsvbat-supplyvddio-supplydevice-wakeup-gpiosshutdown-gpiosmax-speed#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltinterrupt-namessysconphy-handlephy-modedma-ranges#interconnect-cellsinterrupt-affinityopp-sharedopp-hzopp-microvoltclock-latency-nsethernet0serial0stdout-pathlabeldefault-stategpioenable-active-highreset-gpios