� ���68�4( ���google,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniealiases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000�/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12� -�@;Br\ hcpu@501�cpuarm,cortex-a12� -�@;Brhcpu@502�cpuarm,cortex-a12� -�@;Brhcpu@503�cpuarm,cortex-a12� -�@;Brhopp-table-0operating-points-v2phopp-126000000{���� ��opp-216000000{ ��� ��opp-408000000{Q�� ��opp-600000000{#�F� ��opp-696000000{)|�~�opp-816000000{0�,�B@opp-1008000000{<���opp-1200000000{G�����opp-1416000000{Tfr�O�opp-1512000000{ZJ��opp-1608000000{_�"�� opp-1704000000{e����popp-1800000000{kI��\�reserved-memory�dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�h timerarm,armv7-timer�0�   �n6�timer@ff810000rockchip,rk3288-timer���  �H ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc�р ;�Drvbiuciuciu-driveciu-sample" � �� @�-reset9okay@J\m�  �Z��������default mmc@ff0d0000rockchip,rk3288-dw-mshc�р ;�Eswbiuciuciu-driveciu-sample" �!�� @�-reset9okay@\$:E�default  ������mmc@ff0e0000rockchip,rk3288-dw-mshc�р ;�Ftxbiuciuciu-driveciu-sample" �"��@�-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshc�р ;�Guybiuciuciu-driveciu-sample" �#��@�-reset9okay@J���S:E�default  saradc@ff100000rockchip,saradc�� �$b;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclkt  ytxrx �,�default !"#��9okayec@0google,cros-ec-spi��& ��default $�-��i2c-tunnelgoogle,cros-ec-i2c-tunnel�bq27500@55 ti,bq27500�Ukeyboard-controllergoogle,cros-ec-keyb�� �D;<=>?@A B CD}0Y1 d"#(  \V |})  � + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclkt ytxrx �-�default %&'(�� 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclktytxrx �.�default )*+,��9okay flash@0jedec,spi-nor�����i2c@ff140000rockchip,rk3288-i2c�� �>i2c;M�default -9okay��!29dtpm@20infineon,slb9645tt� Pi2c@ff150000rockchip,rk3288-i2c�� �?i2c;O�default .9okay��!29,touchscreen@10elan,ekth3500�&/��default 01 h/t2�2i2c@ff160000rockchip,rk3288-i2c�� �@i2c;P�default 39okay��!29,ts3a227e@3b ti,ts3a227e�;&4��default 5�h�trackpad@15elan,ekth3000�& ��default 6�7�i2c@ff170000rockchip,rk3288-i2c�� �Ai2c;Q�default 8 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7��;MUbaudclkapb_pclktytxrx�default  9:;9okaybluetooth�default  <=>brcm,bcm43540-bt �? �? �?�-��serial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8��;NVbaudclkapb_pclktytxrx�default @9okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9��;OWbaudclkapb_pclk�default A9okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �:��;PXbaudclkapb_pclktytxrx�default B 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �;��;QYbaudclkapb_pclkt  ytxrx�default C 9disableddma-controller@ff250000arm,pl330arm,primecell��%@�*E;� apb_pclkhthermal-zonesreserve-thermal\�r��Dcpu-thermal\dr��Dtripscpu_alert0�p���passivehEcpu_alert1�$����passivehFcpu_crit����� �criticalcooling-mapsmap0�E0�����������������map1�F0���������������������������������gpu-thermal\dr��Dtripsgpu_alert0�4���passivehGgpu_crit����� �criticalcooling-mapsmap0�G �H��������tsadc@ff280000rockchip,rk3288-tsadc��( �%;HZtsadcapb_pclk� -tsadc-apb�initdefaultsleep I�J�I��K��H9okay  hDethernet@ff290000rockchip,rk3288-gmac��)�;macirqeth_wake_irq�K8;�fgc��]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehci��P �;�KLPusb9okayZusb@ff520000 generic-ohci��R �);�KLPusb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �;�otgphostKM Pusb2-phyx9okay�usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �;�otgphost�����@@ KN Pusb2-phy9okay�z�N�usb@ff5c0000 generic-ehci��\ �;� 9disableddma-controller@ff600000arm,pl330arm,primecell��`@�*E;� apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2c��e �<i2c;L�default O9okay��!29dpmic@1brockchip,rk808��xin32kwifibt_32kin&4��default  PQR���*6BNSZfr7��S�Sh�regulatorsDCDC_REG1�vdd_arm��� q�� qh regulator-state-mem,DCDC_REG2�vdd_gpu��� 5��qh�regulator-state-mem,DCDC_REG3 �vcc135_ddr��regulator-state-memEDCDC_REG4�vcc_18���w@�w@hregulator-state-memE]w@LDO_REG1 �vcc33_io���2Z��2Z�h7regulator-state-memE]2Z�LDO_REG3�vdd_10���B@�B@regulator-state-memE]B@LDO_REG7�vdd10_lcd_pwren_h���&%��&%�regulator-state-mem,SWITCH_REG1 �vcc33_lcd��hiregulator-state-mem,LDO_REG6 �vcc18_codec���w@�w@hjregulator-state-mem,LDO_REG4 �vccio_sd�w@�2Z�hregulator-state-mem,LDO_REG5 �vcc33_sd�2Z��2Z�hregulator-state-mem,LDO_REG8 �vcc33_ccd���2Z��2Z�regulator-state-mem,LDO_REG2�2Z��2Z� �vcc33_touchh2regulator-state-mem,SWITCH_REG2 �vcc5v_touchregulator-state-mem,i2c@ff660000rockchip,rk3288-i2c��f �=i2c;N�default T9okay���!29 max98090@10maxim,max98090�&U�mclk;q�default Vh�pwm@ff680000rockchip,rk3288-pwm��hy�default W;_9okayh�pwm@ff680010rockchip,rk3288-pwm��hy�default X;_9okayh�pwm@ff680020rockchip,rk3288-pwm��h y�default Y;_ 9disabledpwm@ff680030rockchip,rk3288-pwm��h0y�default Z;_ 9disabledsram@ff700000 mmio-sram��p���p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��shpower-controller!rockchip,rk3288-power-controller��h� hnpower-domain@9� �;��������������chgfdehilkj$�[\]^_`abc�power-domain@11� ;�op�de�power-domain@12� ;���f�power-domain@13� ;��gh�reboot-modesyscon-reboot-mode���RB��RB��RB� �RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v; xin24m�K��H���j��k$�#g��ׄ�e��рxh���рxh�hsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��whKedp-phyrockchip,rk3288-dp-phy;h24m�9okayh~io-domains"rockchip,rk3288-io-voltage-domain9okay 7   ,7 <7 Ji V bj ousbphyrockchip,rk3288-usb-phy9okayusb-phy@320�� ;]phyclk�� -phy-resethNusb-phy@334��4;^phyclk�� -phy-resethLusb-phy@348��H;_phyclk�� -phy-resethMwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���;p �O9okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif��� };T� mclkhclktkytx �6�default l�K 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s��� } �5;R�i2s_clki2s_hclktkkytxrx�default m � �9okayh�crypto@ff8a0000rockchip,rk3288-crypto���@ �0 ;��}�aclkhclksclkapb_pclk� -crypto-rstiommu@ff900800rockchip,iommu���@ �;�� aclkiface � 9disablediommu@ff914000rockchip,iommu ���@��P �;�� aclkiface � � 9disabledrga@ff920000rockchip,rk3288-rga���� �;��jaclkhclksclk �n ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ������ �;���aclk_vopdclk_vophclk_vop �n def -axiahbdclk �o9okayporth endpoint@0� ph�endpoint@1� qh�endpoint@2� rhyendpoint@3� sh|iommu@ff930300rockchip,iommu��� �;�� aclkiface �n  �9okayhovop@ff940000rockchip,rk3288-vop ������ �;���aclk_vopdclk_vophclk_vop �n ��� -axiahbdclk �t9okayporth endpoint@0� uh�endpoint@1� vh�endpoint@2� whzendpoint@3� xh}iommu@ff940300rockchip,iommu��� �;�� aclkiface �n  �9okayhtmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi���@ �;~d refpclk �n �K 9disabledportsportendpoint@0� yhrendpoint@1� zhwlvds@ff96c000rockchip,rk3288-lvds����@;g pclk_lvds�lcdc { �n �K 9disabledportsport@0�endpoint@0� |hsendpoint@1� }hxdp@ff970000rockchip,rk3288-dp���@ �b;icdppclkK~Pdp �n o-dp�K9okay�default portsport@0�endpoint@0� �hqendpoint@1� �hvport@1�endpoint@0� �h�hdmi@ff980000rockchip,rk3288-dw-hdmi���� }�K �g;hmniahbisfrcec �n 9okay�defaultunwedge ���h�portsportendpoint@0� �hpendpoint@1� �huvideo-codec@ff9a0000rockchip,rk3288-vpu����   ;vepuvdpu;�� aclkhclk �� �n iommu@ff9a0800rockchip,iommu��� � ;�� aclkiface � �n h�iommu@ff9c0440rockchip,iommu ���@@���@ �o;�� aclkiface � 9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760���$� ;jobmmugpu;� � �n 9okay �hHopp-table-1operating-points-v2h�opp-100000000{���~�opp-200000000{ ���~�opp-300000000{��B@opp-400000000{ׄ���opp-600000000{#�F��qos@ffaa0000rockchip,rk3288-qossyscon��� hgqos@ffaa0080rockchip,rk3288-qossyscon���� hhqos@ffad0000rockchip,rk3288-qossyscon��� h\qos@ffad0100rockchip,rk3288-qossyscon��� h]qos@ffad0180rockchip,rk3288-qossyscon���� h^qos@ffad0400rockchip,rk3288-qossyscon��� h_qos@ffad0480rockchip,rk3288-qossyscon���� h`qos@ffad0500rockchip,rk3288-qossyscon��� h[qos@ffad0800rockchip,rk3288-qossyscon��� haqos@ffad0880rockchip,rk3288-qossyscon���� hbqos@ffad0900rockchip,rk3288-qossyscon��� hcqos@ffae0000rockchip,rk3288-qossyscon��� hfqos@ffaf0000rockchip,rk3288-qossyscon��� hdqos@ffaf0080rockchip,rk3288-qossyscon���� hedma-controller@ffb20000arm,pl330arm,primecell���@�*E;� apb_pclkhkefuse@ffb40000rockchip,rk3288-efuse��� ;q pclk_efusecpu-id@7�cpu_leakage@17�interrupt-controller@ffc01000 arm,gic-400  1@����� ��@ ��`  � hpinctrlrockchip,rk3288-pinctrl�K���defaultsleep ���������gpio@ff750000rockchip,gpio-bank��u �Q;@ B R  1� ^PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh4gpio@ff780000rockchip,gpio-bank��x �R;A B R  1gpio@ff790000rockchip,gpio-bank��y �S;B B R  1� ^CONFIG0CONFIG1CONFIG2CONFIG3PROCHOT#EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TPh/gpio@ff7a0000rockchip,gpio-bank��z �T;C B R  1� ^FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank��{ �U;D B R  1� ^UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKdev_wakeWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEh?gpio@ff7c0000rockchip,gpio-bank��| �V;E B R  1U ^Volum_Up#Volum_Down#SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh�gpio@ff7d0000rockchip,gpio-bank��} �W;F B R  1� ^I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhUgpio@ff7e0000rockchip,gpio-bank��~ �X;G B R  1� ^LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio@ff7f0000rockchip,gpio-bank�� �Y;H B R  1^ ^RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 n�hdmi-cec-c7 n�hdmi-ddc n��h�hdmi-ddc-unwedge n��h�vcc50-hdmi-en n�h�pcfg-output-low |h�pcfg-pull-up �h�pcfg-pull-down �h�pcfg-pull-none �h�pcfg-pull-none-12ma � � h�suspendglobal-pwroff n�h�ddrio-pwroff n�h�ddr0-retention n�h�ddr1-retention n�suspend-l-wake n�h�suspend-l-sleep n�h�edpedp-hpd n �hi2c0i2c0-xfer n��hOi2c1i2c1-xfer n��h-i2c2i2c2-xfer n � �hTi2c3i2c3-xfer n��h.i2c4i2c4-xfer n��h3i2c5i2c5-xfer n��h8i2s0i2s0-bus` n������hmlcdclcdc-ctl@ n����h{sdmmcsdmmc-clk n�hsdmmc-cmd n�hsdmmc-cd n�sdmmc-bus1 n�sdmmc-bus4@ n����hsdmmc-cd-disabled n�hsdmmc-cd-pin n�hsdio0sdio0-bus1 n�sdio0-bus4@ n����hsdio0-cmd n�hsdio0-clk n�hsdio0-cd n�sdio0-wp n�sdio0-pwr n�sdio0-bkpwr n�sdio0-int n�wifienable-h n�h�bt-enable-l n�h=bt-host-wake n�bt-host-wake-l n�h<bt-dev-wake-sleep n�bt-dev-wake-awake n�bt-dev-wake n�h>sdio1sdio1-bus1 n�sdio1-bus4@ n����sdio1-cd n�sdio1-wp n�sdio1-bkpwr n�sdio1-int n�sdio1-cmd n�sdio1-clk n�sdio1-pwr n �emmcemmc-clk n�hemmc-cmd n�hemmc-pwr n �emmc-bus1 n�emmc-bus4@ n����emmc-bus8� n��������hemmc-reset n �h�spi0spi0-clk n �h spi0-cs0 n �h#spi0-tx n�h!spi0-rx n�h"spi0-cs1 n�spi1spi1-clk n �h%spi1-cs0 n �h(spi1-rx n�h'spi1-tx n�h&spi2spi2-cs1 n�spi2-clk n�h)spi2-cs0 n�h,spi2-rx n�h+spi2-tx n �h*uart0uart0-xfer n��h9uart0-cts n�h:uart0-rts n�h;uart1uart1-xfer n� �h@uart1-cts n �uart1-rts n �uart2uart2-xfer n��hAuart3uart3-xfer n��hBuart3-cts n �uart3-rts n �uart4uart4-xfer n��hCuart4-cts n �uart4-rts n �tsadcotp-pin n �hIotp-out n �hJpwm0pwm0-pin n�hWpwm1pwm1-pin n�hXpwm2pwm2-pin n�hYpwm3pwm3-pin n�hZgmacrgmii-pins� n����������� ����rmii-pins� n����������spdifspdif-tx n �hlpcfg-pull-none-drv-8ma � �h�pcfg-pull-up-drv-8ma � �pcfg-output-high �h�buttonspwr-key-l n�h�ap-lid-int-l n�h�volum-down-l n �h�volum-up-l n �h�pmicpmic-int-l n�hPdvs-1 n �hQdvs-2 n�hRrebootap-warm-reset-h n �h�recovery-switchrec-mode-l n �tpmtpm-int-h n�write-protectfw-wp-ap n�codechp-det n�h�int-codec n�hVmic-det n �h�headsetts3a227e-int-l n�h5backlightbl_pwr_en n �h�bl-en n�h�lcdlcd-en n�h�avdd-1v8-disp-en n �h�chargerac-present-ap n�h�cros-ecec-int n�h$trackpadtrackpad-int n�h6usb-hosthost1-pwr-en n �h�usbotg-pwren-h n �h�buck-5vdrv-5v n�h�prochotgpio-prochot n�touchscreentouch-int n�h0touch-rst n�h1chosen �serial2:115200n8memory�memory��power-button gpio-keys�default �key-power �Power �4 �t �d�gpio-restart gpio-restart �4 �default � ��emmc-pwrseqmmc-pwrseq-emmc ��default h/ hsdio-pwrseqmmc-pwrseq-simple;� ext_clock�default � h?hvcc-5vregulator-fixed�vcc_5v���LK@�LK@ �  ! �default �hSvcc33-sysregulator-fixed �vcc33_sys���2Z��2Z� �hvcc50-hdmiregulator-fixed �vcc50_hdmi�� S  !��default �vdd-logicpwm-regulator �vdd_logic &�� + 6{ J����~���p�sound!rockchip,rockchip-audio-max98090�default �� ]VEYRON-I2S l� �� �U �U  �� ��backlight-regulatorregulator-fixed  !/ �default ��backlight_regulator  �:�h�panel-regulatorregulator-fixed  ! �default ��panel_regulator h�vcc18-lcdregulator-fixed  !/ �default � �vcc18_lcd�� backlightpwm-backlight � � +� D �default � &�B@ Q  f  w�h�panelauo,b101ean019okay w� ��panel-timing��@� � � � �  �  � � �portsportendpoint �h�gpio-charger gpio-charger �mains �4�default �lid-switch gpio-keys�default �switch-lid �Lid �4� � � �vccsysregulator-fixed�vccsys��h�vcc5-host1-regulatorregulator-fixed  !4 �default � �vcc5_host1��vcc5v-otg-regulatorregulator-fixed  !4 �default � �vcc5_host2��volume-buttons gpio-keys�default ��key-volum-down �Volum_down ��  �r �dkey-volum-up �Volum_up ��  �s �d #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-lencharger-typelinux,input-type