� ����8��( ����google,veyron-mighty-rev5google,veyron-mighty-rev4google,veyron-mighty-rev3google,veyron-mighty-rev2google,veyron-mighty-rev1google,veyron-mightygoogle,veyronrockchip,rk3288&7Google Mightyaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000�/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12� -�@;Br\ hcpu@501�cpuarm,cortex-a12� -�@;Brhcpu@502�cpuarm,cortex-a12� -�@;Brhcpu@503�cpuarm,cortex-a12� -�@;Brhopp-table-0operating-points-v2phopp-126000000{���� ��opp-216000000{ ��� ��opp-408000000{Q�� ��opp-600000000{#�F� ��opp-696000000{)|�~�opp-816000000{0�,�B@opp-1008000000{<���opp-1200000000{G�����opp-1416000000{Tfr�O�opp-1512000000{ZJ��opp-1608000000{_�"�� opp-1704000000{e����popp-1800000000{kI��\�reserved-memory�dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�h timerarm,armv7-timer�0�   �n6�timer@ff810000rockchip,rk3288-timer���  �H ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc�р ;�Drvbiuciuciu-driveciu-sample" � �� @�-reset9okay@J\m�  �Z�������default  mmc@ff0d0000rockchip,rk3288-dw-mshc�р ;�Eswbiuciuciu-driveciu-sample" �!�� @�-reset9okay@\"8C�default ������btmrvl@2marvell,sd8897-bt�&�Q �defaultmmc@ff0e0000rockchip,rk3288-dw-mshc�р ;�Ftxbiuciuciu-driveciu-sample" �"��@�-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshc�р ;�Guybiuciuciu-driveciu-sample" �#��@�-reset9okay@J��do8C�default  !saradc@ff100000rockchip,saradc�� �$~;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclk�" " �txrx �,�default#$%&��9okayec@0google,cros-ec-spi��& ��default'�-��i2c-tunnelgoogle,cros-ec-i2c-tunnel�sbs-battery@bsbs,sbs-battery� ��keyboard-controllergoogle,cros-ec-keyb  ,DF;<=>?@A B CD}0Y1 d"#(  \V |})  � + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclk�" "�txrx �-�default()*+�� 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclk�""�txrx �.�default,-./��9okayS flash@0jedec,spi-nor�����i2c@ff140000rockchip,rk3288-i2c�� �>i2c;M�default09okay��f2~dtpm@20infineon,slb9645tt� �i2c@ff150000rockchip,rk3288-i2c�� �?i2c;O�default1 9disabledi2c@ff160000rockchip,rk3288-i2c�� �@i2c;P�default29okay��f2~,ts3a227e@3b ti,ts3a227e�;&3��default4�h�trackpad@15elan,ekth3000�& ��default5�6�i2c@ff170000rockchip,rk3288-i2c�� �Ai2c;Q�default7 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7��;MUbaudclkapb_pclk�""�txrx�default 89:9okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8��;NVbaudclkapb_pclk�""�txrx�default;9okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9��;OWbaudclkapb_pclk�default<9okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �:��;PXbaudclkapb_pclk�""�txrx�default= 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �;��;QYbaudclkapb_pclk�" " �txrx�default> 9disableddma-controller@ff250000arm,pl330arm,primecell��%@���;� apb_pclkh"thermal-zonesreserve-thermal%�;�I?cpu-thermal%d;�I?tripscpu_alert0Ype��passiveh@cpu_alert1Y$�e��passivehAcpu_critY��e� �criticalcooling-mapsmap0p@0u����������������map1pA0u��������������������������������gpu-thermal%d;�I?tripsgpu_alert0Y4e��passivehBgpu_critY��e� �criticalcooling-mapsmap0pB uC��������tsadc@ff280000rockchip,rk3288-tsadc��( �%;HZtsadcapb_pclk� -tsadc-apb�initdefaultsleepD�E�D��F��H9okay��h?ethernet@ff290000rockchip,rk3288-gmac��)�macirqeth_wake_irq�F8;�fgc��]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehci��P �;�Gusb9okay#usb@ff520000 generic-ohci��R �);�Gusb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �;�otg9hostH usb2-phyA9okayXusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �;�otg9hosto����@@ I usb2-phy9okay�z�IXusb@ff5c0000 generic-ehci��\ �;� 9disableddma-controller@ff600000arm,pl330arm,primecell��`@���;� apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2c��e �<i2c;L�defaultJ9okay��f2~dpmic@1brockchip,rk808��xin32kwifibt_32kin&3��default KLM������ N#/;H6UbNnN{ h�regulatorsDCDC_REG1�vdd_arm��� q�� �qh regulator-state-mem�DCDC_REG2�vdd_gpu��� 5���qh�regulator-state-mem�DCDC_REG3 �vcc135_ddr��regulator-state-memDCDC_REG4�vcc_18���w@�w@hregulator-state-mem0w@LDO_REG1 �vcc33_io���2Z��2Z�h6regulator-state-mem02Z�LDO_REG3�vdd_10���B@�B@regulator-state-mem0B@LDO_REG7�vdd10_lcd_pwren_h���&%��&%�regulator-state-mem�SWITCH_REG1 �vcc33_lcd��hdregulator-state-mem�LDO_REG6 �vcc18_codec���w@�w@heregulator-state-mem�LDO_REG4 �vccio_sd�w@�2Z�hregulator-state-mem�LDO_REG5 �vcc33_sd�2Z��2Z�hregulator-state-mem�LDO_REG8 �vcc33_ccd���2Z��2Z�regulator-state-mem�LDO_REG2�mic_vcc���w@�w@regulator-state-mem�i2c@ff660000rockchip,rk3288-i2c��f �=i2c;N�defaultO9okay���f2~ max98090@10maxim,max98090�&P�mclk;q�defaultQh�pwm@ff680000rockchip,rk3288-pwm��hL�defaultR;_9okayh�pwm@ff680010rockchip,rk3288-pwm��hL�defaultS;_9okayh�pwm@ff680020rockchip,rk3288-pwm��h L�defaultT;_ 9disabledpwm@ff680030rockchip,rk3288-pwm��h0L�defaultU;_ 9disabledsram@ff700000 mmio-sram��p���p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��shpower-controller!rockchip,rk3288-power-controllerW�h� hipower-domain@9� �;��������������chgfdehilkj$kVWXYZ[\]^Wpower-domain@11� ;�opk_`Wpower-domain@12� ;��kaWpower-domain@13� ;�kbcWreboot-modesyscon-reboot-moder�yRB��RB��RB� �RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v; xin24m�F��H���j��k$�#g��ׄ�e��рxh���рxh�hsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��whFedp-phyrockchip,rk3288-dp-phy;h24m�9okayhyio-domains"rockchip,rk3288-io-voltage-domain9okay�6���6 6 d ) 5e Busbphyrockchip,rk3288-usb-phy9okayusb-phy@320�� ;]phyclk�� -phy-resethIusb-phy@334��4;^phyclk�� -phy-resethGusb-phy@348��H;_phyclk�� -phy-resethHwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���;p �O9okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif��� P;T� mclkhclk�f�tx �6�defaultg�F 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s��� P �5;R�i2s_clki2s_hclk�ff�txrx�defaulth a |9okayh�crypto@ff8a0000rockchip,rk3288-crypto���@ �0 ;��}�aclkhclksclkapb_pclk� -crypto-rstiommu@ff900800rockchip,iommu���@ �;�� aclkiface � 9disablediommu@ff914000rockchip,iommu ���@��P �;�� aclkiface � � 9disabledrga@ff920000rockchip,rk3288-rga���� �;��jaclkhclksclk �i ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ������ �;���aclk_vopdclk_vophclk_vop �i def -axiahbdclk �j9okayporth endpoint@0� �kh�endpoint@1� �lh{endpoint@2� �mhtendpoint@3� �nhwiommu@ff930300rockchip,iommu��� �;�� aclkiface �i  �9okayhjvop@ff940000rockchip,rk3288-vop ������ �;���aclk_vopdclk_vophclk_vop �i ��� -axiahbdclk �o9okayporth endpoint@0� �ph�endpoint@1� �qh|endpoint@2� �rhuendpoint@3� �shxiommu@ff940300rockchip,iommu��� �;�� aclkiface �i  �9okayhomipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi���@ �;~d refpclk �i �F 9disabledportsportendpoint@0� �thmendpoint@1� �uhrlvds@ff96c000rockchip,rk3288-lvds����@;g pclk_lvds�lcdcv �i �F 9disabledportsport@0�endpoint@0� �whnendpoint@1� �xhsdp@ff970000rockchip,rk3288-dp���@ �b;icdppclkydp �i o-dp�F9okay�defaultzportsport@0�endpoint@0� �{hlendpoint@1� �|hqport@1�endpoint@0� �}h�hdmi@ff980000rockchip,rk3288-dw-hdmi���� P�F �g;hmniahbisfrcec �i 9okay�defaultunwedge~�h�portsportendpoint@0� ��hkendpoint@1� ��hpvideo-codec@ff9a0000rockchip,rk3288-vpu����   vepuvdpu;�� aclkhclk �� �i iommu@ff9a0800rockchip,iommu��� � ;�� aclkiface � �i h�iommu@ff9c0440rockchip,iommu ���@@���@ �o;�� aclkiface � 9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760���$� jobmmugpu;� � �i 9okay ��hCopp-table-1operating-points-v2h�opp-100000000{���~�opp-200000000{ ���~�opp-300000000{��B@opp-400000000{ׄ���opp-600000000{#�F��qos@ffaa0000rockchip,rk3288-qossyscon��� hbqos@ffaa0080rockchip,rk3288-qossyscon���� hcqos@ffad0000rockchip,rk3288-qossyscon��� hWqos@ffad0100rockchip,rk3288-qossyscon��� hXqos@ffad0180rockchip,rk3288-qossyscon���� hYqos@ffad0400rockchip,rk3288-qossyscon��� hZqos@ffad0480rockchip,rk3288-qossyscon���� h[qos@ffad0500rockchip,rk3288-qossyscon��� hVqos@ffad0800rockchip,rk3288-qossyscon��� h\qos@ffad0880rockchip,rk3288-qossyscon���� h]qos@ffad0900rockchip,rk3288-qossyscon��� h^qos@ffae0000rockchip,rk3288-qossyscon��� haqos@ffaf0000rockchip,rk3288-qossyscon��� h_qos@ffaf0080rockchip,rk3288-qossyscon���� h`dma-controller@ffb20000arm,pl330arm,primecell���@���;� apb_pclkhfefuse@ffb40000rockchip,rk3288-efuse��� ;q pclk_efusecpu-id@7�cpu_leakage@17�interrupt-controller@ffc01000 arm,gic-400 � @����� ��@ ��`  � hpinctrlrockchip,rk3288-pinctrl�F���defaultsleep�����������gpio@ff750000rockchip,gpio-bank��u �Q;@  % � � 1PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh3gpio@ff780000rockchip,gpio-bank��x �R;A  % � gpio@ff790000rockchip,gpio-bank��y �S;B  % � M 1CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENh�gpio@ff7a0000rockchip,gpio-bank��z �T;C  % � � 1FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank��{ �U;D  % � � 1UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEhgpio@ff7c0000rockchip,gpio-bank��| �V;E  % � A 1SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh�gpio@ff7d0000rockchip,gpio-bank��} �W;F  % � � 1I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhPgpio@ff7e0000rockchip,gpio-bank��~ �X;G  % � � 1LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio@ff7f0000rockchip,gpio-bank�� �Y;H  % � ^ 1RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 A�hdmi-cec-c7 A�hdmi-ddc A��h~hdmi-ddc-unwedge A��hvcc50-hdmi-en A�h�pcfg-output-low Oh�pcfg-pull-up Zh�pcfg-pull-down gh�pcfg-pull-none vh�pcfg-pull-none-12ma v � h�suspendglobal-pwroff A�h�ddrio-pwroff A�h�ddr0-retention A�h�ddr1-retention A�suspend-l-wake A�h�suspend-l-sleep A�h�edpedp-hpd A �hzi2c0i2c0-xfer A��hJi2c1i2c1-xfer A��h0i2c2i2c2-xfer A � �hOi2c3i2c3-xfer A��h1i2c4i2c4-xfer A��h2i2c5i2c5-xfer A��h7i2s0i2s0-bus` A������hhlcdclcdc-ctl@ A����hvsdmmcsdmmc-clk A�hsdmmc-cmd A�hsdmmc-cd A�sdmmc-bus1 A�sdmmc-bus4@ A����hsdmmc-cd-disabled A�hsdmmc-cd-pin A�hsdmmc-wp-pin A �hsdio0sdio0-bus1 A�sdio0-bus4@ A����hsdio0-cmd A�hsdio0-clk A�hsdio0-cd A�sdio0-wp A�sdio0-pwr A�sdio0-bkpwr A�sdio0-int A�wifienable-h A�h�bt-enable-l A�bt-host-wake A�bt-host-wake-l A�hbt-dev-wake-sleep A�h�bt-dev-wake-awake A�h�bt-dev-wake A�sdio1sdio1-bus1 A�sdio1-bus4@ A����sdio1-cd A�sdio1-wp A�sdio1-bkpwr A�sdio1-int A�sdio1-cmd A�sdio1-clk A�sdio1-pwr A �emmcemmc-clk A�hemmc-cmd A�h emmc-pwr A �emmc-bus1 A�emmc-bus4@ A����emmc-bus8� A��������h!emmc-reset A �h�spi0spi0-clk A �h#spi0-cs0 A �h&spi0-tx A�h$spi0-rx A�h%spi0-cs1 A�spi1spi1-clk A �h(spi1-cs0 A �h+spi1-rx A�h*spi1-tx A�h)spi2spi2-cs1 A�spi2-clk A�h,spi2-cs0 A�h/spi2-rx A�h.spi2-tx A �h-uart0uart0-xfer A��h8uart0-cts A�h9uart0-rts A�h:uart1uart1-xfer A� �h;uart1-cts A �uart1-rts A �uart2uart2-xfer A��h<uart3uart3-xfer A��h=uart3-cts A �uart3-rts A �uart4uart4-xfer A��h>uart4-cts A �uart4-rts A �tsadcotp-pin A �hDotp-out A �hEpwm0pwm0-pin A�hRpwm1pwm1-pin A�hSpwm2pwm2-pin A�hTpwm3pwm3-pin A�hUgmacrgmii-pins� A����������� ����rmii-pins� A����������spdifspdif-tx A �hgpcfg-pull-none-drv-8ma v �h�pcfg-pull-up-drv-8ma Z �pcfg-output-high �h�buttonspwr-key-l A�h�ap-lid-int-l A�h�pmicpmic-int-l A�hKdvs-1 A �hLdvs-2 A�hMrebootap-warm-reset-h A �h�recovery-switchrec-mode-l A �tpmtpm-int-h A�write-protectfw-wp-ap A�codechp-det A�h�int-codec A�hQmic-det A �h�headsetts3a227e-int-l A�h4backlightbl_pwr_en A �h�bl-en A�h�lcdlcd-en A�h�avdd-1v8-disp-en A �h�chargerac-present-ap A�h�cros-ecec-int A�h'trackpadtrackpad-int A�h5usb-hosthost1-pwr-en A �h�usbotg-pwren-h A �h�buck-5vdrv-5v A�h�chosen �serial2:115200n8memory�memory��power-button gpio-keys�default�key-power �Power �3 �t �d�gpio-restart gpio-restart �3 �default� ��emmc-pwrseqmmc-pwrseq-emmc��default �� hsdio-pwrseqmmc-pwrseq-simple;� ext_clock�default� �hvcc-5vregulator-fixed�vcc_5v���LK@�LK@ �� � �default�hNvcc33-sysregulator-fixed �vcc33_sys���2Z��2Z� ��hvcc50-hdmiregulator-fixed �vcc50_hdmi�� �N � ��default�vdd-logicpwm-regulator �vdd_logic ��  { )����~���p��sound!rockchip,rockchip-audio-max98090�default��