� ��"_8D(  3logicpd,dm3730-torpedo-devkitti,omap3630ti,omap3 +77LogicPD Zoom DM3730 Torpedo + Wireless Development Kitchosen=/ocp@68000000/serial@4806a000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/mmc@480ad000g/ocp@68000000/serial@4806a000o/ocp@68000000/serial@4806c000w/ocp@68000000/serial@49020000/ocp@68000000/serial@49042000 �/displaycpus+cpu@0arm,cortex-a8�cpu���cpu��������"pmu@54000000arm,cortex-a8-pmu�T�debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08+.?Tr���pinmux_mcbsp2_pins � �pinmux_uart2_pins(�DFHJh��pinmux_mcspi1_pins �������pinmux_hsusb_otg_pins`�rtvxz|~������pinmux_i2c1_pins�����pinmux_i2c2_pins�����pinmux_i2c3_pins�����pinmux_twl4030_pins��A��pinmux_gpio_key_pins����%hdq_pins����pinmux_pwm_pins���)pinmux_led_pins����#pinmux_mmc1_pins0���pinmux_tsc2004_pins�V��pinmux_backlight_pins�X�.pinmux_isp_pins`��������������pinmux_panel_pwr_pins�Z�+pinmux_dss_dpi_pins1������������������� � � � � � �pinmux_mm3_pins0�468:T^�scm_conf@270sysconsimple-bus�p0+ p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clksel�h�clock-mcbsp5-mux-fck�ti,composite-mux-clock�mcbsp5_mux_fck� � clock-mcbsp3-mux-fck�ti,composite-mux-clock�mcbsp3_mux_fck� �clock-mcbsp4-mux-fck�ti,composite-mux-clock�mcbsp4_mux_fck�  �mcbsp5_fck�ti,composite-clock� � clock@4 ti,clksel��clock-mcbsp1-mux-fck�ti,composite-mux-clock�mcbsp1_mux_fck� � clock-mcbsp2-mux-fck�ti,composite-mux-clock�mcbsp2_mux_fck�  �mcbsp1_fck�ti,composite-clock� �mcbsp2_fck�ti,composite-clock��mcbsp3_fck�ti,composite-clock��mcbsp4_fck�ti,composite-clock�� clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+.?Tr�pinmux_twl4030_vpins ���pinmux_gpio_key_pins_wkup� �&pinmux_lan9221_pins�Z�pinmux_mmc1_cd�T��pinmux_isp1763_pins�X�target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `Lrevsyscsyss  -;��ick+ H ` aes1@0 ti,omap3-aes�PH  Mtxrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PLrevsyscsyss  -;��ick+ H P aes2@0 ti,omap3-aes�PHABMtxrxprm@48306000 ti,omap3-prm�H0`@ clocks+virt_16_8m_ck� fixed-clockWY�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock� g�pr�"sys_clkout1@d70�ti,gate-clock�� p dpll3_x2_ck�fixed-factor-clock���dpll3_m2x2_ck�fixed-factor-clock����!dpll4_x2_ck�fixed-factor-clock� ��corex2_fck�fixed-factor-clock�!���#wkup_l4_ick�fixed-factor-clock�"���bcorex2_d3_fck�fixed-factor-clock�#����corex2_d5_fck�fixed-factor-clock�#����clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clockWomap_32k_fck� fixed-clockW��Hvirt_12m_ck� fixed-clockW��virt_13m_ck� fixed-clockW�]@�virt_19200000_ck� fixed-clockW$��virt_26000000_ck� fixed-clockW����virt_38_4m_ck� fixed-clockWI��dpll4_ck@d00�ti,omap3-dpll-per-j-type-clock�""� D 0� dpll4_m2_ck@d48�ti,divider-clock� g?� Hr�$dpll4_m2x2_mul_ck�fixed-factor-clock�$���%dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock�% � ��&omap_96m_alwon_fck�fixed-factor-clock�&���2dpll3_ck@d00�ti,omap3-dpll-core-clock�""� @ 0�clock@1140 ti,clksel�@�clock-dpll3-m3�ti,divider-clock �dpll3_m3_ck� gr�,clock-dpll4-m6�ti,divider-clock �dpll4_m6_ck�  g?r�>clock-emu-src-mux� ti,mux-clock�emu_src_mux_ck�"'()�vclock-pclk-fck�ti,divider-clock �pclk_fck�* grclock-pclkx2-fck�ti,divider-clock �pclkx2_fck�* grclock-atclk-fck�ti,divider-clock �atclk_fck�* grclock-traceclk-src-fck� ti,mux-clock�traceclk_src_fck�"'() �+clock-traceclk-fck�ti,divider-clock �traceclk_fck�+ grdpll3_m3x2_mul_ck�fixed-factor-clock�,���-dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock�- � ��.emu_core_alwon_ck�fixed-factor-clock�.���'sys_altclk� fixed-clockW�5mcbsp_clks� fixed-clockW�core_ck�fixed-factor-clock����/dpll1_fck@940�ti,divider-clock�/ g� @r�0dpll1_ck@904�ti,omap3-dpll-clock�"0�  $ @ 4�dpll1_x2_ck�fixed-factor-clock����1dpll1_x2m2_ck@944�ti,divider-clock�1g� Dr�Ecm_96m_fck�fixed-factor-clock�2���3clock@d40 ti,clksel� @�clock-dpll3-m2�ti,divider-clock �dpll3_m2_ck� gr�clock-omap-96m-fck� ti,mux-clock �omap_96m_fck�3" �Yclock-omap-54m-fck� ti,mux-clock �omap_54m_fck�45 �Aclock-omap-48m-fck� ti,mux-clock �omap_48m_fck�65 �9clock@e40 ti,clksel�@�clock-dpll4-m3�ti,divider-clock �dpll4_m3_ck�  g r�7clock-dpll4-m4�ti,divider-clock �dpll4_m4_ck� gr�:dpll4_m3x2_mul_ck�fixed-factor-clock�7���8dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock�8 � ��4cm_96m_d2_fck�fixed-factor-clock�3���6omap_12m_fck�fixed-factor-clock�9���Zdpll4_m4x2_mul_ck�ti,fixed-factor-clock�:����;dpll4_m4x2_ck@d00�ti,gate-clock�; � ���^dpll4_m5_ck@f40�ti,divider-clock� g?�@r�<dpll4_m5x2_mul_ck�ti,fixed-factor-clock�<����=dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock�= � ���zdpll4_m6x2_mul_ck�fixed-factor-clock�>���?dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock�? � ��@emu_per_alwon_ck�fixed-factor-clock�@���(clock@d70 ti,clksel� p�clock-clkout2-src-gate� ti,composite-no-wait-gate-clock�clkout2_src_gate_ck�/ �Cclock-clkout2-src-mux�ti,composite-mux-clock�clkout2_src_mux_ck�/"3A�Dclock-sys-clkout2�ti,divider-clock �sys_clkout2�B g@�clkout2_src_ck�ti,composite-clock�CD�Bmpu_ck�fixed-factor-clock�E���Farm_fck@924�ti,divider-clock�F� $gemu_mpu_alwon_ck�fixed-factor-clock�F���)clock@a40 ti,clksel� @�clock-l3-ick�ti,divider-clock�l3_ick�/gr�Gclock-l4-ick�ti,divider-clock�l4_ick�G gr�Iclock-gpt10-mux-fck�ti,composite-mux-clock�gpt10_mux_fck�H" �Vclock-gpt11-mux-fck�ti,composite-mux-clock�gpt11_mux_fck�H" �Xclock-ssi-ssr-div-fck-3430es2�ti,composite-divider-clock�ssi_ssr_div_fck_3430es2�# $��clock@c40 ti,clksel� @�clock-rm-ick�ti,divider-clock�rm_ick�I grclock-gpt1-mux-fck�ti,composite-mux-clock �gpt1_mux_fck�H"�aclock-usim-mux-fck�ti,composite-mux-clock �usim_mux_fck(�"JKLMNOPQR r��clock@a00 ti,clksel� �clock-gpt10-gate-fck�ti,composite-gate-clock�gpt10_gate_fck�" �Uclock-gpt11-gate-fck�ti,composite-gate-clock�gpt11_gate_fck�" �Wclock-mmchs2-fck�ti,wait-gate-clock �mmchs2_fck� ��clock-mmchs1-fck�ti,wait-gate-clock �mmchs1_fck� ��clock-i2c3-fck�ti,wait-gate-clock �i2c3_fck� ��clock-i2c2-fck�ti,wait-gate-clock �i2c2_fck� ��clock-i2c1-fck�ti,wait-gate-clock �i2c1_fck� ��clock-mcbsp5-gate-fck�ti,composite-gate-clock�mcbsp5_gate_fck� � clock-mcbsp1-gate-fck�ti,composite-gate-clock�mcbsp1_gate_fck� � clock-mcspi4-fck�ti,wait-gate-clock �mcspi4_fck�S ��clock-mcspi3-fck�ti,wait-gate-clock �mcspi3_fck�S ��clock-mcspi2-fck�ti,wait-gate-clock �mcspi2_fck�S ��clock-mcspi1-fck�ti,wait-gate-clock �mcspi1_fck�S ��clock-uart2-fck�ti,wait-gate-clock �uart2_fck�S ��clock-uart1-fck�ti,wait-gate-clock �uart1_fck�S ��clock-hdq-fck�ti,wait-gate-clock�hdq_fck�T ��clock-modem-fck�ti,omap3-interface-clock �modem_fck�" ��clock-mspro-fck�ti,wait-gate-clock �mspro_fck� clock-ssi-ssr-gate-fck-3430es2� ti,composite-no-wait-gate-clock�ssi_ssr_gate_fck_3430es2�# �~clock-mmchs3-fck�ti,wait-gate-clock �mmchs3_fck� ��gpt10_fck�ti,composite-clock�UVgpt11_fck�ti,composite-clock�WXcore_96m_fck�fixed-factor-clock�Y���core_48m_fck�fixed-factor-clock�9���Score_12m_fck�fixed-factor-clock�Z���Tcore_l3_ick�fixed-factor-clock�G���[clock@a10 ti,clksel� �clock-sdrc-ick�ti,wait-gate-clock �sdrc_ick�[ ��clock-mmchs2-ick�ti,omap3-interface-clock �mmchs2_ick�\ ��clock-mmchs1-ick�ti,omap3-interface-clock �mmchs1_ick�\ ��clock-hdq-ick�ti,omap3-interface-clock�hdq_ick�\ ��clock-mcspi4-ick�ti,omap3-interface-clock �mcspi4_ick�\ ��clock-mcspi3-ick�ti,omap3-interface-clock �mcspi3_ick�\ ��clock-mcspi2-ick�ti,omap3-interface-clock �mcspi2_ick�\ ��clock-mcspi1-ick�ti,omap3-interface-clock �mcspi1_ick�\ ��clock-i2c3-ick�ti,omap3-interface-clock �i2c3_ick�\ ��clock-i2c2-ick�ti,omap3-interface-clock �i2c2_ick�\ ��clock-i2c1-ick�ti,omap3-interface-clock �i2c1_ick�\ ��clock-uart2-ick�ti,omap3-interface-clock �uart2_ick�\ ��clock-uart1-ick�ti,omap3-interface-clock �uart1_ick�\ ��clock-gpt11-ick�ti,omap3-interface-clock �gpt11_ick�\ ��clock-gpt10-ick�ti,omap3-interface-clock �gpt10_ick�\ ��clock-mcbsp5-ick�ti,omap3-interface-clock �mcbsp5_ick�\ ��clock-mcbsp1-ick�ti,omap3-interface-clock �mcbsp1_ick�\ ��clock-omapctrl-ick�ti,omap3-interface-clock �omapctrl_ick�\ ��clock-aes2-ick�ti,omap3-interface-clock �aes2_ick�\ �clock-sha12-ick�ti,omap3-interface-clock �sha12_ick�\ ��clock-icr-ick�ti,omap3-interface-clock�icr_ick�\ clock-des2-ick�ti,omap3-interface-clock �des2_ick�\ clock-mspro-ick�ti,omap3-interface-clock �mspro_ick�\ clock-mailboxes-ick�ti,omap3-interface-clock�mailboxes_ick�\ clock-sad2d-ick�ti,omap3-interface-clock �sad2d_ick�G ��clock-hsotgusb-ick-3430es2�"ti,omap3-hsotgusb-interface-clock�hsotgusb_ick_3430es2�[ ��clock-ssi-ick-3430es2�ti,omap3-ssi-interface-clock�ssi_ick_3430es2�] �clock-mmchs3-ick�ti,omap3-interface-clock �mmchs3_ick�\ ��gpmc_fck�fixed-factor-clock�[��core_l4_ick�fixed-factor-clock�I���\clock@e00 ti,clksel��clock-dss-tv-fck�ti,gate-clock �dss_tv_fck�A ��clock-dss-96m-fck�ti,gate-clock �dss_96m_fck�Y ��clock-dss2-alwon-fck�ti,gate-clock�dss2_alwon_fck�" ��clock-dss1-alwon-fck-3430es2�ti,dss-gate-clock�dss1_alwon_fck_3430es2�^ ���dummy_ck� fixed-clockWclock@c00 ti,clksel� �clock-gpt1-gate-fck�ti,composite-gate-clock�gpt1_gate_fck�" �`clock-gpio1-dbck�ti,gate-clock �gpio1_dbck�_ ��clock-wdt2-fck�ti,wait-gate-clock �wdt2_fck�_ ��clock-sr1-fck�ti,wait-gate-clock�sr1_fck�" �clock-sr2-fck�ti,wait-gate-clock�sr2_fck�" �clock-usim-gate-fck�ti,composite-gate-clock�usim_gate_fck�Y ��gpt1_fck�ti,composite-clock�`a� wkup_32k_fck�fixed-factor-clock�H���_clock@c10 ti,clksel� �clock-wdt2-ick�ti,omap3-interface-clock �wdt2_ick�b ��clock-wdt1-ick�ti,omap3-interface-clock �wdt1_ick�b ��clock-gpio1-ick�ti,omap3-interface-clock �gpio1_ick�b ��clock-omap-32ksync-ick�ti,omap3-interface-clock�omap_32ksync_ick�b ��clock-gpt12-ick�ti,omap3-interface-clock �gpt12_ick�b ��clock-gpt1-ick�ti,omap3-interface-clock �gpt1_ick�b ��clock-usim-ick�ti,omap3-interface-clock �usim_ick�b ��per_96m_fck�fixed-factor-clock�2��� per_48m_fck�fixed-factor-clock�9���cclock@1000 ti,clksel��clock-uart3-fck�ti,wait-gate-clock �uart3_fck�c ��clock-gpt2-gate-fck�ti,composite-gate-clock�gpt2_gate_fck�" �eclock-gpt3-gate-fck�ti,composite-gate-clock�gpt3_gate_fck�" �gclock-gpt4-gate-fck�ti,composite-gate-clock�gpt4_gate_fck�" �iclock-gpt5-gate-fck�ti,composite-gate-clock�gpt5_gate_fck�" �kclock-gpt6-gate-fck�ti,composite-gate-clock�gpt6_gate_fck�" �mclock-gpt7-gate-fck�ti,composite-gate-clock�gpt7_gate_fck�" �oclock-gpt8-gate-fck�ti,composite-gate-clock�gpt8_gate_fck�" �qclock-gpt9-gate-fck�ti,composite-gate-clock�gpt9_gate_fck�" �sclock-gpio6-dbck�ti,gate-clock �gpio6_dbck�d ��clock-gpio5-dbck�ti,gate-clock �gpio5_dbck�d ��clock-gpio4-dbck�ti,gate-clock �gpio4_dbck�d ��clock-gpio3-dbck�ti,gate-clock �gpio3_dbck�d ��clock-gpio2-dbck�ti,gate-clock �gpio2_dbck�d ��clock-wdt3-fck�ti,wait-gate-clock �wdt3_fck�d ��clock-mcbsp2-gate-fck�ti,composite-gate-clock�mcbsp2_gate_fck� �clock-mcbsp3-gate-fck�ti,composite-gate-clock�mcbsp3_gate_fck� �clock-mcbsp4-gate-fck�ti,composite-gate-clock�mcbsp4_gate_fck� �clock-uart4-fck�ti,wait-gate-clock �uart4_fck�c ��clock@1040 ti,clksel�@�clock-gpt2-mux-fck�ti,composite-mux-clock �gpt2_mux_fck�H"�fclock-gpt3-mux-fck�ti,composite-mux-clock �gpt3_mux_fck�H" �hclock-gpt4-mux-fck�ti,composite-mux-clock �gpt4_mux_fck�H" �jclock-gpt5-mux-fck�ti,composite-mux-clock �gpt5_mux_fck�H" �lclock-gpt6-mux-fck�ti,composite-mux-clock �gpt6_mux_fck�H" �nclock-gpt7-mux-fck�ti,composite-mux-clock �gpt7_mux_fck�H" �pclock-gpt8-mux-fck�ti,composite-mux-clock �gpt8_mux_fck�H" �rclock-gpt9-mux-fck�ti,composite-mux-clock �gpt9_mux_fck�H" �tgpt2_fck�ti,composite-clock�ef� gpt3_fck�ti,composite-clock�ghgpt4_fck�ti,composite-clock�ijgpt5_fck�ti,composite-clock�klgpt6_fck�ti,composite-clock�mngpt7_fck�ti,composite-clock�opgpt8_fck�ti,composite-clock�qrgpt9_fck�ti,composite-clock�stper_32k_alwon_fck�fixed-factor-clock�H���dper_l4_ick�fixed-factor-clock�I���uclock@1010 ti,clksel��clock-gpio6-ick�ti,omap3-interface-clock �gpio6_ick�u ��clock-gpio5-ick�ti,omap3-interface-clock �gpio5_ick�u ��clock-gpio4-ick�ti,omap3-interface-clock �gpio4_ick�u ��clock-gpio3-ick�ti,omap3-interface-clock �gpio3_ick�u ��clock-gpio2-ick�ti,omap3-interface-clock �gpio2_ick�u ��clock-wdt3-ick�ti,omap3-interface-clock �wdt3_ick�u ��clock-uart3-ick�ti,omap3-interface-clock �uart3_ick�u ��clock-uart4-ick�ti,omap3-interface-clock �uart4_ick�u ��clock-gpt9-ick�ti,omap3-interface-clock �gpt9_ick�u ��clock-gpt8-ick�ti,omap3-interface-clock �gpt8_ick�u ��clock-gpt7-ick�ti,omap3-interface-clock �gpt7_ick�u ��clock-gpt6-ick�ti,omap3-interface-clock �gpt6_ick�u ��clock-gpt5-ick�ti,omap3-interface-clock �gpt5_ick�u ��clock-gpt4-ick�ti,omap3-interface-clock �gpt4_ick�u ��clock-gpt3-ick�ti,omap3-interface-clock �gpt3_ick�u ��clock-gpt2-ick�ti,omap3-interface-clock �gpt2_ick�u ��clock-mcbsp2-ick�ti,omap3-interface-clock �mcbsp2_ick�u ��clock-mcbsp3-ick�ti,omap3-interface-clock �mcbsp3_ick�u ��clock-mcbsp4-ick�ti,omap3-interface-clock �mcbsp4_ick�u ��emu_src_ck�ti,clkdm-gate-clock�v�*secure_32k_fck� fixed-clockW��wgpt12_fck�fixed-factor-clock�w��� wdt1_fck�fixed-factor-clock�w��security_l4_ick2�fixed-factor-clock�I���xclock@a14 ti,clksel� �clock-aes1-ick�ti,omap3-interface-clock �aes1_ick�x �clock-rng-ick�ti,omap3-interface-clock�rng_ick�x �clock-sha11-ick�ti,omap3-interface-clock �sha11_ick�x clock-des1-ick�ti,omap3-interface-clock �des1_ick�x clock-pka-ick�ti,omap3-interface-clock�pka_ick�y clock@f00 ti,clksel��clock-cam-mclk�ti,gate-clock �cam_mclk�z �clock-csi2-96m-fck�ti,gate-clock �csi2_96m_fck� ��cam_ick@f10�!ti,omap3-no-wait-interface-clock�I� ��security_l3_ick�fixed-factor-clock�G���yssi_l4_ick�fixed-factor-clock�I���]sr_l4_ick�fixed-factor-clock�I��dpll2_fck@40�ti,divider-clock�/ g�@r�{dpll2_ck@4�ti,omap3-dpll-clock�"{�$@4�|dpll2_m2_ck@44�ti,divider-clock�|g�Dr�}iva2_ck@0�ti,wait-gate-clock�}� ��clock@a18 ti,clksel� �clock-mad2d-ick�ti,omap3-interface-clock �mad2d_ick�G ��clock-usbtll-ick�ti,omap3-interface-clock �usbtll_ick�\ ��ssi_ssr_fck_3430es2�ti,composite-clock�~��ssi_sst_fck_3430es2�fixed-factor-clock�����sys_d2_ck�fixed-factor-clock�"���Jomap_96m_d2_fck�fixed-factor-clock�Y���Komap_96m_d4_fck�fixed-factor-clock�Y���Lomap_96m_d8_fck�fixed-factor-clock�Y���Momap_96m_d10_fck�fixed-factor-clock�Y�� �Ndpll5_m2_d4_ck�fixed-factor-clock�����Odpll5_m2_d8_ck�fixed-factor-clock�����Pdpll5_m2_d16_ck�fixed-factor-clock�����Qdpll5_m2_d20_ck�fixed-factor-clock�����Rusim_fck�ti,composite-clock���dpll5_ck@d04�ti,omap3-dpll-clock�""�  $ L 4��dpll5_m2_ck@d50�ti,divider-clock��g� Pr��sgx_gate_fck@b00�ti,composite-gate-clock�/ � ��core_d3_ck�fixed-factor-clock�/����core_d4_ck�fixed-factor-clock�/����core_d6_ck�fixed-factor-clock�/����omap_192m_alwon_fck�fixed-factor-clock�&����core_d2_ck�fixed-factor-clock�/����sgx_mux_fck@b40�ti,composite-mux-clock ����3����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�G�  ��cpefuse_fck@a08�ti,gate-clock�"�  ��ts_fck@a08�ti,gate-clock�H�  ��usbtll_fck@a08�ti,wait-gate-clock���  ��dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�I� ��usbhost_120m_fck@1400�ti,gate-clock��� ��usbhost_48m_fck@1400�ti,dss-gate-clock�9� ��usbhost_ick@1410�ti,omap3-dss-interface-clock�I� ��clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�*dpll4_clkdmti,clockdomain� wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�|d2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 revsysc-�_��fckick+ H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc?.�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(revsyscsyss # 2 -;�[�ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma� @K X`�gpio@48310000ti,omap3-gpio�H1gpio1ew�?.�'gpio@49050000ti,omap3-gpio�Igpio2w�?.gpio@49052000ti,omap3-gpio�I gpio3w�?.gpio@49054000ti,omap3-gpio�I@ gpio4w�?.��gpio@49056000ti,omap3-gpio�I`!gpio5w�?.��gpio@49058000ti,omap3-gpio�I�"gpio6w�?.��serial@4806a000ti,omap3-uart�H� �H�RH12Mtxrxuart1W�lserial@4806c000ti,omap3-uart�H��I�JH34uart2W�l�default��bluetooth ti,wl1283-st ���-��serial@49020000ti,omap3-uart�I�JH56Mtxrxuart3W�li2c@48070000 ti,omap3-i2c�H�8+i2c1�default��W'�@twl@48�H ���fck ti,twl4030?.�default���audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci ���� �vac0� �watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1�-���-����regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4�w@�w@��regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0��regulator-vmmc2ti,twl4030-vmmc2�:��0��0regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpiow�?.,�$twl4030-usbti,twl4030-usb 8�F�T�bk�pwmti,twl4030-pwmvpwmledti,twl4030-pwmledvpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad�� �disabledmadcti,twl4030-madc���power4ti,twl4030-power-idle-osc-offti,twl4030-power-idle�i2c@48072000 ti,omap3-i2c�H �9+i2c2�default��W�mt9p031@48aptina,mt9p031�H��������portendpoint�n6]J���i2c@48060000 ti,omap3-i2c�H�=+i2c3�default��W�at24@50 atmel,24c64-�Ptsc2004@48 ti,tsc2004�H6��default�� ��ATg�����@mailbox@48094000ti,omap3-mailboxmailbox�H @�� mbox-dsp  &spi@48098000ti,omap2-mcspi�H �A+mcspi11@H#$%&'()* Mtx0rx0tx1rx1tx2rx2tx3rx3�default��at25@0 atmel,at25�?LK@QZc@g�lspi@4809a000ti,omap2-mcspi�H �B+mcspi21 H+,-.Mtx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H �[+mcspi31 HMtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H �0+mcspi41HFGMtx0rx01w@480b2000 ti,omap3-1w�H :hdq1w�default��mmc@4809c000ti,omap3-hsmmc�H �Smmc1zH=>Mtxrx���S��default��� �����mmc@480b4000ti,omap3-hsmmc�H @Vmmc2H/0Mtxrxmmc@480ad000ti,omap3-hsmmc�H �^mmc3HMNMtxrx�^�6��default����+wlcore@2 ti,wl1283� ���������mmu@480bd400�ti,omap2-iommu�H ��mmu_isp �mmu@5d000000�ti,omap2-iommu�]�mmu_iva �disabledwdt@48314000 ti,omap3-wdt�H1@� wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�mpu ;< commontxrx*�mcbsp1H Mtxrx��fck �disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H Drevsyscsyss -;��ick+ H rng@0 ti,omap2-rng� 4mcbsp@49022000ti,omap3-mcbsp�I �I�� mpusidetone>?commontxrxsidetone*mcbsp2mcbsp2_sidetoneH!"Mtxrx���fckick�okay�default��(mcbsp@49024000ti,omap3-mcbsp�I@�I�� mpusidetoneYZcommontxrxsidetone*�mcbsp3mcbsp3_sidetoneHMtxrx���fckick �disabledmcbsp@49026000ti,omap3-mcbsp�I`�mpu 67 commontxrx*�mcbsp4HMtxrx� �fck9 �disabledmcbsp@48096000ti,omap3-mcbsp�H `�mpu QR commontxrx*�mcbsp5HMtxrx� �fck �disabledsham@480c3000ti,omap3-shamsham�H 0d1HEMrxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1�revsyscsyss ' -;� ��fckick+ H1�J^timer@0ti,omap3430-timer��� �fck%ix �Htarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I revsyscsyss ' -;� ��fckick+ I timer@0ti,omap3430-timer�&timer@49034000ti,omap3430-timer�I@'timer3timer@49036000ti,omap3430-timer�I`(timer4timer@49038000ti,omap3430-timer�I�)timer5�timer@4903a000ti,omap3430-timer�I�*timer6�timer@4903c000ti,omap3430-timer�I�+timer7�timer@4903e000ti,omap3430-timer�I�,timer8��timer@49040000ti,omap3430-timer�I-timer9�timer@48086000ti,omap3430-timer�H`.timer10��*timer@48088000ti,omap3430-timer�H�/timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@revsyscsyss ' -;� ��fckick+ H0@timer@0ti,omap3430-timer�_i�usbhstll@48062000 ti,usbhs-tll�H N usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ usb_host_hs+ �disabledohci@48064400ti,ohci-omap3�HDL�ehci@48064800 ti,ehci-omap�HHMgpmc@6e000000ti,omap3430-gpmcgpmc�n�HMrxtx��+?.w�00,(�nand@0,0ti,omap2-nand � �micron,mt29f4g16abbda3wbch8 -6GU,g,y�"�,�(�6�@�R�R�(  '+ethernet@gpmcsmsc,lan9221smsc,lan9115 9 DGU*g$y� �  V�* d�$�<�6�$ r � � �* � � �   �default� � ��usb@6,0�default�nxp,usb-isp1763 �� �host� 2host D ' : H � �GU-g-y�� V�- d��<�-�# r � �< Z r �usb_otg_hs@480ab000ti,omap3-musb�H �\]mcdma usb_otg_hs � � � �default� � � � �usb2-phyf �2dss@48050000 ti,omap3-dss�H�okay dss_core���fck+ � ��default�dispc@48050400ti,omap3-dispc�H dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� protophypll �disabled dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H �disabled dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  �disabled dss_venc����fcktv_dac_clkportendpoint ��-ssi-controller@48058000 ti,omap3-ssissi�okay�H�H�sysgddGgdd_mpu+ �� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H�txrxCDssi-port@4805b000ti,omap3-ssi-port�H�H�txrxEFserial@49042000ti,omap3-uart�I PHQRMtxrxuart4W�lregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0hbase-addressint-address ��"  (` 8sO�7���pinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\+.?Tr�pinmux_mmc3_core2_pins�8:�isp@480bc000 ti,omap3-isp�H ��H � D�� K��default���ports+port@0�endpoint� W d q��bandgap@48002524�H%$ti,omap36xx-bandgap }� target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core�H �8sysc  -��fck+ H �smartreflex@0ti,omap3-smartreflex-core�target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva�H �8sysc  -��fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva�target-module@50000000ti,sysc-omap4ti,sysc�P�P� revsysc 2 -���fckick+ Popp-tableoperating-points-v2-ti-cpu��opp50-300000000 �� �ssssss ����� �opp100-600000000 �#�F �O�O�O�O�O�O� �����opp130-800000000 �/� �7�7�7�7�7�7� �����opp1g-1000000000 �;�� ������� �����opp_supplyti,omap-opp-supply ��thermal-zonescpu-thermal �� �� N   tripscpu_alert !8� -��passive�!cpu_crit !_� -� �criticalcooling-mapsmap0 8! ="��������memory@80000000�memory��leds gpio-leds�default�#user0 Luser0 �$ Rnoneled1 Lled1 �� Rcpu0led2 Lled2 �� Rnoneoscillator� fixed-clockW�����regulator-vddvarioregulator-fixed �vddvario�regulator-vdd33aregulator-fixed�vdd33a�gpio_keys gpio-keys�default�%&sysboot2 Lsysboot2 �' h ssysboot5 Lsysboot5 �' h sgpio1 Lgpio1 �� h sgpio2 Lgpio2 �� h ssoundti,omap-twl4030 �omap3logic �(dmtimer-pwmti,omap-dmtimer-pwm�default�) �*v ��/displaynewhaven,nhd-4.3-480272ef-atxl L15�default�+ �, ��portendpoint-�backlightpwm-backlight�default�. �/LK@, � (2<FPZd � ���,wl12xx_vmmcregulator-fixed�vwl1271�w@�w@ �� �p � 0� compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0enable-gpiosmax-speedbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellsti,use_poweroffvaa-supplyvdd-supplyvdd_io-supplyinput-clock-frequencypixel-clock-frequencyremote-endpointreadonlyvio-supplytouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressureti,x-plate-ohmsti,esd-recovery-timeout-ms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphaspi-cpolpagesizeaddress-widthti,dual-voltpbias-supplycd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequencytcxo-clock-frequency#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressdr_modegpmc,wait-pingpmc,burst-lengthgpmc,wait-monitoring-nsgpmc,clk-activation-nsmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowervdds_dsi-supplyvdda_video-supplydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typehsync-activevsync-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelabellinux,default-triggerlinux,codewakeup-sourceti,modelti,mcbspti,timersti,clock-sourcebacklightpwmsbrightness-levelsdefault-brightness-levelgpiostartup-delay-usenable-active-highvin-supply