� ���98�|( ��DSKOV IMX6 CPU SoloCore%!skov,imx6dl-skov-revc-lt6fsl,imx6dlchosen ,/soc/bus@2100000/serial@21e8000aliases"8/soc/bus@2100000/ethernet@2188000B/soc/bus@2000000/can@2090000G/soc/bus@2000000/can@2094000L/soc/bus@2000000/gpio@209c000R/soc/bus@2000000/gpio@20a0000X/soc/bus@2000000/gpio@20a4000^/soc/bus@2000000/gpio@20a8000d/soc/bus@2000000/gpio@20ac000j/soc/bus@2000000/gpio@20b0000p/soc/bus@2000000/gpio@20b4000v/soc/bus@2100000/i2c@21a0000{/soc/bus@2100000/i2c@21a4000�/soc/bus@2100000/i2c@21a8000�/soc/ipu@2400000�/soc/bus@2100000/mmc@2190000�/soc/bus@2100000/mmc@2194000�/soc/bus@2100000/mmc@2198000�/soc/bus@2100000/mmc@219c0001�/soc/bus@2000000/spba-bus@2000000/serial@2020000 �/soc/bus@2100000/serial@21e8000 �/soc/bus@2100000/serial@21ec000 �/soc/bus@2100000/serial@21f0000 �/soc/bus@2100000/serial@21f4000.�/soc/bus@2000000/spba-bus@2000000/spi@2008000.�/soc/bus@2000000/spba-bus@2000000/spi@200c000.�/soc/bus@2000000/spba-bus@2000000/spi@2010000.�/soc/bus@2000000/spba-bus@2000000/spi@2014000�/soc/bus@2100000/usb@2184200�/soc/bus@2100000/usb@2184000�/soc/bus@2100000/usb@2184400�/soc/bus@2100000/usb@2184600 �/soc/bus@2000000/usbphy@20c9000 �/soc/bus@2000000/usbphy@20ca000�/soc/bus@2100000/i2c@21f8000/mdio/soc/nand-controller@112000$/soc/bus@2100000/i2c@21a8000/rtc@51/soc/bus@2000000/snvs@20cc000clocksckil !fixed-clock*�ckih1 !fixed-clock*osc !fixed-clock*n6ldb!fsl,imx6q-ldbfsl,imx53-ldb: >disabled0E!"'(��(Ldi0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@0X >disabledport@0Xendpoint\lLport@1Xendpoint\lPlvds-channel@1X >disabledport@0Xendpoint\lMport@1Xendpoint\lQpmu!arm,cortex-a9-pmut �^usbphynop1!usb-nop-xceiv� >disabledl3usbphynop2!usb-nop-xceiv� >disabledl4soc !simple-bust�dma-apbh@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbhX 0�    �gpmi0gpmi1gpmi2gpmi3��Ejlnand-controller@112000!fsl,imx6q-gpmi-nandX @ �gpmi-nandbch ��bch(E�����0Lgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bch��rx-tx>okay�default� �hdmi@120000X� �s:E{| Liahbisfr >disabled!fsl,imx6dl-hdmiportsport@0Xendpoint\ lJport@1Xendpoint\ lNgpu@130000 !vivante,gcX@ � EzJLbuscoreshader gpu@134000 !vivante,gcX@@ � Ey Lbuscore timer@a00600!arm,cortex-a9-twd-timerX�  � t Einterrupt-controller@a01000!arm,cortex-a9-gic*;X��t l cache-controller@a02000!arm,pl310-cacheX�  �\P^ j z�lRpcie@1ffc000!fsl,imx6q-pcieX��@� �dbiconfig�pci��0������ �x�msi*���{zyxE���Lpciepcie_buspcie_phy >disabledbus@2000000!fsl,aips-bussimple-busX�spba-bus@2000000!fsl,spba-bussimple-busX�spdif@2004000!fsl,imx35-spdifX@@ �4 ��rxtxPE��kv>�:Lcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba >disabledspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspiX�@ �EppLipgper ��rxtx>okay�default� �flash@0!jedec,spi-nor�7��Xspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspiX�@ � EqqLipgper ��rxtx>okay�default� �adc@0!microchip,mcp3002X��B@lZspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspiX@ �!ErrLipgper ��rxtx >disabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspiX@@ �"EssLipgper �  �rxtx>okay�default� �adc@0!ti,tsc2046e-adcX��default�B@ lechannel@1X-�>channel@3X-�>channel@4X-�>channel@5X-�>serial@2020000!fsl,imx6q-uartfsl,imx21-uartX@ �E��Lipgper ��rxtx >disabledesai@2024000Q!fsl,imx35-esaiX@@ �3(E��v��Lcorememextalfsysspba ��rxtx >disabledssi@2028000Q!fsl,imx6q-ssifsl,imx51-ssiX�@ �.E�� Lipgbaud �%&�rxtxb >disabledssi@202c000Q!fsl,imx6q-ssifsl,imx51-ssiX�@ �/E�� Lipgbaud �)*�rxtxb >disabledssi@2030000Q!fsl,imx6q-ssifsl,imx51-ssiX@ �0E�� Lipgbaud �-.�rxtxb >disabledasrc@2034000!fsl,imx53-asrcX@@ �2�E��k��Lmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`��rxarxbrxctxatxbtxcq��>okayspba-bus@203c000X�@vpu@2040000!fsl,imx6dl-vpucnm,coda960X��  �bitjpegE��Lperahb ��aipstz@207c000X�@pwm@2080000�!fsl,imx6q-pwmfsl,imx27-pwmX@ �SE>�Lipgper >disabledpwm@2084000�!fsl,imx6q-pwmfsl,imx27-pwmX@@ �TE>�Lipgper>okay�default�lhpwm@2088000�!fsl,imx6q-pwmfsl,imx27-pwmX�@ �UE>�Lipgper>okay�default�lbpwm@208c000�!fsl,imx6q-pwmfsl,imx27-pwmX�@ �VE>�Lipgper >disabledcan@2090000!fsl,imx6q-flexcanX @ �nElmLipgper �4>okay�default��can@2094000!fsl,imx6q-flexcanX @@ �oEnoLipgper �4>okay�default��timer@2098000!fsl,imx6dl-gptX �@ �7Ewx�Lipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpioX �@�BC��;*@��� � � ��������{y~���zl[gpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpioX @�DE��;*����JIHGFEDOvuqlgpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpioX @@�FG��;*@�ai cQlgpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpioX �@�HI��;*������ � � � � ���'8=.lagpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpioX �@�JK��;*��xML/ 9%$#&gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpioX @�LM��;* �K�� � � �����������Nlggpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpioX @@�NO��;*�������� � � �l8keypad@20b8000!fsl,imx6q-kppfsl,imx21-kppX �@ �RE> >disabledwatchdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtX �@ �PE>watchdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtX @ �QE> >disabledclock-controller@20c4000!fsl,imx6q-ccmX @@�WXlanatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfdX �$�16lregulator-1p1!fsl,anatop-regulator�vdd1p1�B@O�)=Ody� 5���regulator-3p0!fsl,anatop-regulator�vdd3p0�*��0�)= Ody�( ��3�@�regulator-2p5!fsl,anatop-regulator�vdd2p5�"U)�0)=0Ody� �+�x�regulator-vddcore!fsl,anatop-regulator�vddarm�  )=@Od�p��y� � lSregulator-vddpu!fsl,anatop-regulator�vddpu�   |=@O d�p��y� � l#regulator-vddsoc!fsl,anatop-regulator�vddsoc�  )=@Od�p��y� � lTtempmon!fsl,imx6q-tempmont �1&2 !>calibtemp_gradeE�Ousbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyX � �,E�el/usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyX � �-E�el2snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdX �@l"snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpp"H4�snvs-poweroff!syscon-poweroffp"H8w`�` >disabledsnvs-powerkey!fsl,sec-v4.0-pwrkeyp" �}t� >disabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000X @ �8epit@20d4000X @@ �9reset-controller@20d8000!fsl,imx6q-srcfsl,imx51-srcX �@�[`�lgpc@20dc000!fsl,imx6q-gpcX �@;* �Yt E>Lipglpgcpower-domain@0X�power-domain@1X��#0EzJy��l iomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdX8lmux-controller !mmio-mux�8�448 � (( l$ipu1_csi0_mux !video-mux�$port@0Xendpoint\%l<port@1Xendpoint\&l>port@2Xendpoint\'l@port@3Xendpoint\(lBport@4Xendpointport@5Xendpoint\)lGipu1_csi1_mux !video-mux�$port@0Xendpoint\*l=port@1Xendpoint\+l?port@2Xendpoint\,lAport@3Xendpoint\-lCport@4Xendpointport@5Xendpoint\.lHpinctrl@20e0000!fsl,imx6dl-iomuxcX@lcan1grp0�80< ��lcan1stbygrp��P0l_can2grp0�T<0hP��lcan2stbygrp�`H0l`ecspi1grp`�H��L��D��d4Xlecspi2grp`�����@��< ����Xlenetgrp����(�������������� ��0X��08l6gpminandgrph�pX��lT�����t\��x`��<$��8 ���l���p���t���x���|��������������l i2c3grp0�(�x@x4|@xl;mdiogrp0�������l\pwm2grp��Xlpwm3grp���Xlswitchgrp�|L�l]uart2grp0�l<��p@ ��lFusdhc3grp���pY � 4Y�pYpYpY pY$ �@(�@l7vccmmcgrp�4Xlcvccmmciogrp��Xldecspi4grp`�tD�\,�X(�T$@Xltouchgrp�P @lbacklightgrp���Xlfipu1grp������������������ �  ��������������������������ljdcic@20e4000X@@ �|dcic@20e8000X�@ �}dma-controller@20ec000!fsl,imx6q-sdmafsl,imx35-sdmaX�@ �E>�Lipgahb��imx/sdma/sdma-imx6q.binlpxp@20f0000X@ �bepdc@20f4000X@@ �abus@2100000!fsl,aips-bussimple-busX�crypto@2100000 !fsl,sec-v4.0X � E����Lmemaclkipgemi_slowjr@1000!fsl,sec-v4.0-job-ringX �ijr@2000!fsl,sec-v4.0-job-ringX  �jaipstz@217c000X�@usb@2184000!fsl,imx6q-usbfsl,imx27-usbX@ �+E�/"0.?S>okayg1susb@2184200!fsl,imx6q-usbfsl,imx27-usbXB �(E�2"0�host.?S>okayg1susb@2184400!fsl,imx6q-usbfsl,imx27-usbXD �)E�3�hsic"0�host.?S >disabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbXF �*E�4�hsic"0�host.?S >disabledusbmisc@2184800�!fsl,imx6q-usbmiscXHE�l0ethernet@2188000!fsl,imx6q-fecX�@ �int0pps�vwEuu5 Lipgahbptp �4>okay�default�6�rmii�l^fixed-link�d�mlb@218c000X�@$�5u~mmc@2190000!fsl,imx6q-usdhcX@ �E��� Lipgahbper� >disabledmmc@2194000!fsl,imx6q-usdhcX@@ �E��� Lipgahbper� >disabledmmc@2198000!fsl,imx6q-usdhcX�@ �E��� Lipgahbper�>okay�default�7 �8 �8������ (5BO\9h:mmc@219c000!fsl,imx6q-usdhcX�@ �E��� Lipgahbper� >disabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2cX@ �$E} >disabledi2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2cX@@ �%E~ >disabledi2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2cX�@ �&E>okay�default�;*�rtc@51 !nxp,pcf85063XQu0�romcp@21ac000X�@memory-controller@21b0000!fsl,imx6q-mmdcX@Ememory-controller@21b4000!fsl,imx6q-mmdcX@@ >disabledweim@21b8000!fsl,imx6q-weimX�@ �E�� >disabledefuse@21bc000!fsl,imx6q-ocotpsysconX�@E�speed-grade@10XlUcalib@38X8l temp-grade@20X l!tzasc@21d0000X@ �ltzasc@21d4000X@@ �maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxX�@ >disabledmipi@21dc000!fsl,imx6-mipi-csi2X�@�deE��a Ldphyrefpix >disabledport@1Xendpoint@0X\<l%endpoint@1X\=l*port@2Xendpoint@0X\>l&endpoint@1X\?l+port@3Xendpoint@0X\@l'endpoint@1X\Al,port@4Xendpoint@0X\Bl(endpoint@1X\Cl-mipi@21e0000X@ >disabledportsport@0Xendpoint\DlKport@1Xendpoint\ElOvdoa@21e4000!fsl,imx6q-vdoaX@@ �E�serial@21e8000!fsl,imx6q-uartfsl,imx21-uartX�@ �E��Lipgper ��rxtx>okay�default�Fserial@21ec000!fsl,imx6q-uartfsl,imx21-uartX�@ �E��Lipgper ��rxtx >disabledserial@21f0000!fsl,imx6q-uartfsl,imx21-uartX@ �E��Lipgper � �rxtx >disabledserial@21f4000!fsl,imx6q-uartfsl,imx21-uartX@@ �E��Lipgper �!"�rxtx >disabledi2c@21f8000!fsl,imx6q-i2cfsl,imx21-i2cX�@ �#Et >disabledipu@2400000!fsl,imx6q-ipuX@@�E��� Lbusdi0di1�port@0XlVendpoint\Gl)port@1XlWendpoint\Hl.port@2XlXendpoint@0X\Ilkendpoint@1X\Jl endpoint@2X\KlDendpoint@3X\Llendpoint@4X\Mlport@3XlYendpoint@0Xendpoint@1X\Nl endpoint@2X\OlEendpoint@3X\Plendpoint@4X\Qlsram@900000 !mmio-sramX� ��E�lcpuscpu@0!arm,cortex-a9�cpuX�R�2�� ��� ��0�2��� ��� �����l(Eh�)Larmpll2_pfd2_396msteppll1_swpll1_sys�S�#�T2U >speed_gradecpu@1!arm,cortex-a9�cpuX�R�2�� ��� ��0�2��� ��� �����l(Eh�)Larmpll2_pfd2_396msteppll1_swpll1_sys�S�#�Tcapture-subsystem!fsl,imx-capture-subsystemVWdisplay-subsystem!fsl,imx-display-subsystemXYiio-hwmon !iio-hwmon ZZleds !gpio-ledsled-0D1 �[status'on 5heartbeatled-1D2 �['offled-2D3 �['onmdio!microchip,mdio-smi0�default�\�[[switch@0!microchip,ksz8873�default�]tK U[Xportsports@0X �internallan1ports@1X �internallan2ports@2Xcpua^�rmiifixed-link�d�phy-clock !fixed-clock*���l5regulator-3v3!regulator-fixedj1�3v3�2Z�2Z�lregulator-5v0!regulator-fixed�5v0�LK@LK@l1regulator-24v0!regulator-fixed�24v0�n6n6liregulator-can1-stby!regulator-fixed�default�_ �can1-3v3�2Z�2Z� ulregulator-can2-stby!regulator-fixed�default�` �can2-3v3�2Z�2Z� ua lregulator-tft-vcom!pwm-regulatorzbN  �tft_vcom�6�6�)6�regulator-vcc-mmc!regulator-fixed�default�cj�mmc_vcc_supply�2Z�2Z�)� u8��dl9regulator-vcc-mmc-io!regulator-gpio�default�dj1�mmc_io_supply�voltage�w@2Z� �8 ��w@2Z��dl:touchscreen!resistive-adc-touch  eeee �yz1z2x���   2, K backlight!pwm-backlight�default�f dgzhN  q� � ��ilmdisplay!fsl,imx-parallel-display�default�jport@0Xendpoint\klIport@1Xendpoint\llnpanel"!logictechno,lttd800480070-l6wh-rt �m�portendpoint\nll #address-cells#size-cellsmodelcompatiblestdout-pathethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usb0usb1usb2usb3usbphy0usbphy1i2c3mdio-gpio0nandrtc0rtc1#clock-cellsclock-frequencygprstatusclocksclock-namesregremote-endpointphandleinterrupt-parentinterrupts#phy-cellsrangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namespinctrl-namespinctrl-0nand-on-flash-bbtpower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesinterrupt-map-maskinterrupt-mapcs-gpiosspi-max-frequencyvref-supply#io-channel-cellsinterrupts-extendedsettling-time-usoversampling-ratio#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modexceiver-supplygpio-controller#gpio-cellsgpio-rangesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonnvmem-cellsnvmem-cell-names#thermal-sensor-cellsfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_modephy_type#index-cellsphy-modephy-supplyspeedfull-duplexbus-widthwp-gpioscd-gpioscap-power-off-cardfull-pwr-cyclecap-sd-highspeedsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-ddr50mmc-ddr-1_8vvmmc-supplyvqmmc-supplyquartz-load-femtofaradsfsl,weim-cs-gprnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportsio-channelslabelfunctiondefault-statelinux,default-triggerinterruptreset-gpiosethernetvin-supplygpiopwmsvoltage-tableregulator-boot-onenable-active-highstartup-delay-usregulator-typestatesio-channel-namestouchscreen-min-pressuretouchscreen-inverted-ytouchscreen-swapped-x-ytouchscreen-x-plate-ohmstouchscreen-y-plate-ohmsenable-gpiosbrightness-levelsnum-interpolated-stepsdefault-brightness-levelbacklight