� ���e8��( ��7pine64,rockpro64-v2.0pine64,rockpro64rockchip,rk3399 +7Pine64 RockPro64 v2.0aliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/mmc@fe310000�/mmc@fe320000�/mmc@fe330000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci�����d  4 ?cpu@1�cpuarm,cortex-a53��psci�����d  4 ?cpu@2�cpuarm,cortex-a53��psci�����d  4 ?cpu@3�cpuarm,cortex-a53��psci�����d  4 ?cpu@100�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�cpu@101�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�idle-statescpscicpu-sleeparm,idle-statep��xS���? cluster-sleeparm,idle-statep���S���? display-subsystemrockchip,display-subsystem�memory-controllerrockchip,rk3399-dmc�����dmc_clk �disabledpmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci arm,psci-1.0�smctimerarm,armv8-timer@�   �xin24m fixed-clockn6!xin24m4?�pcie@f8000000rockchip,rk3399-pcie ���Aaxi-baseapb-base�pci+K\h ���G��aclkaclk-perfhclkpm0�123rsyslegacyclient�`��� �,�pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ɂ��������8��������(�coremgmtmgmt-stickypipepmpclkaclk�okay ���defaultinterrupt-controller.K?ethernet@fe300000rockchip,rk3399-gmac��0� rmacirq8�ighfj�fM�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macC�� �stmmacethQ^�okayi�y�input��rgmii�default  �!� �'�P�(�mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��1@�@��р ��M���biuciuciu-driveciu-sample C�y�reset�okay!2?J`"k�default #$%ymmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��2@�A��рi�� �� ��L���biuciuciu-driveciu-sample C�z�reset�okay! �&?�default '()�*�+mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1��3� �iN� ���N��clk_xinclk_ahb!emmc_cardclock4�, �phy_arasanC��okay�k?�usb@fe380000 generic-ehci��8����-�.�usb�okayusb@fe3a0000 generic-ohci��:����-�.�usb�okayusb@fe3c0000 generic-ehci��<����/�0�usb�okayusb@fe3e0000 generic-ohci��>� ���/�0�usb�okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell��C�M �apb_pclk�debug@fe432000&arm,coresight-cpu-debugarm,primecell��C �M �apb_pclk�debug@fe434000&arm,coresight-cpu-debugarm,primecell��C@�M �apb_pclk�debug@fe436000&arm,coresight-cpu-debugarm,primecell��C`�M �apb_pclk�debug@fe610000&arm,coresight-cpu-debugarm,primecell��a�L �apb_pclk�debug@fe710000&arm,coresight-cpu-debugarm,primecell��q�L �apb_pclk�usb@fe800000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% �usb3-otg�okayusb@fe800000 snps,dwc3����i�����refbus_earlysuspend�host�12�usb2-phyusb3-phy �utmi_wide>WxC�okayusb@fe900000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& �usb3-otg�okayusb@fe900000 snps,dwc3����n�����refbus_earlysuspend�host�34�usb2-phyusb3-phy �utmi_wide>WxC�okaydp@fec00000rockchip,rk3399-cdn-dp���� ir���� �� �ru�o�core-clkpclkspdifgrf�56C �HJ��spdifdptxapbcoreQ� �disabledportsport+endpoint@0��7?�endpoint@1��8?�interrupt-controller@fee00000 arm,gic-v3K+�.P����� ������� ?interrupt-controller@fee20000arm,gic-v3-its�����?ppi-partitionsinterrupt-partition-0�?interrupt-partition-1�?saradc@ff100000rockchip,rk3399-saradc���>��Pe�saradcapb_pclk�� �saradc-apb�okay�9i2c@ff110000rockchip,rk3399-i2c��iA� ���AU �i2cpclk�;�default:+�okay�,codec@10everest,es8316��Y�mclk�portendpoint�;?�i2c@ff120000rockchip,rk3399-i2c��iB� ���BV �i2cpclk�#�default<+ �disabledi2c@ff130000rockchip,rk3399-i2c��iC� ���CW �i2cpclk�"�default=+�okay��?�i2c@ff140000rockchip,rk3399-i2c��iD� ���DX �i2cpclk�&�default>+ �disabledi2c@ff150000rockchip,rk3399-i2c��iE� ���EY �i2cpclk�%�default?+ �disabledi2c@ff160000rockchip,rk3399-i2c��iF� ���FZ �i2cpclk�$�default@+ �disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart���Q`�baudclkapb_pclk�c+5�default ABC�okaybluetoothbrcm,bcm43438-bt�D�lpo B V& h& �default EFGwH�Iserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart���Ra�baudclkapb_pclk�b+5�defaultJ �disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart���Sb�baudclkapb_pclk�d+5�defaultK�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart���Tc�baudclkapb_pclk�e+5�defaultL �disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi���G[�spiclkapb_pclk�D�M M �txrx�defaultNOPQ+ �disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi���H\�spiclkapb_pclk�5�M M �txrx�defaultRSTU+�okayflash@0jedec,spi-nor�����spi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi���I]�spiclkapb_pclk�4�MM�txrx�defaultVWXY+ �disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi���J^�spiclkapb_pclk�C�MM�txrx�defaultZ[\]+ �disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� �K_�spiclkapb_pclk���^^ �txrx�default_`abC+ �disabledthermal-zonescpu-thermal�d���ctripscpu_alert0�p���passive?dcpu_alert1�$����passive?ecpu_crit�s�� �criticalcpu_warm������active?fcpu_hot������active?hcooling-mapsmap0�d����������������map1�eH������������������������������������������������map2�f g����map3�h g����gpu-thermal�d���ctripsgpu_alert0�$����passive?igpu_crit�s�� �criticalcooling-mapsmap0�i j��������tsadc@ff260000rockchip,rk3399-tsadc��&�aiO� q��Od�tsadcapb_pclk�� �tsadc-apbQs�initdefaultsleepk'l1k;�okayQh?cqos@ffa58000rockchip,rk3399-qossyscon���� ?tqos@ffa5c000rockchip,rk3399-qossyscon���� ?uqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� ?xqos@ffa70080rockchip,rk3399-qossyscon���� ?yqos@ffa74000rockchip,rk3399-qossyscon���@ ?vqos@ffa76000rockchip,rk3399-qossyscon���` ?wqos@ffa90000rockchip,rk3399-qossyscon��� ?zqos@ffa98000rockchip,rk3399-qossyscon���� ?mqos@ffaa0000rockchip,rk3399-qossyscon��� ?{qos@ffaa0080rockchip,rk3399-qossyscon���� ?|qos@ffaa8000rockchip,rk3399-qossyscon���� ?}qos@ffaa8080rockchip,rk3399-qossyscon����� ?~qos@ffab0000rockchip,rk3399-qossyscon��� ?nqos@ffab0080rockchip,rk3399-qossyscon���� ?oqos@ffab8000rockchip,rk3399-qossyscon���� ?pqos@ffac0000rockchip,rk3399-qossyscon��� ?qqos@ffac0080rockchip,rk3399-qossyscon���� ?rqos@ffac8000rockchip,rk3399-qossyscon���� ?qos@ffac8080rockchip,rk3399-qossyscon����� ?�qos@ffad0000rockchip,rk3399-qossyscon��� ?�qos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� ?spower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controller�+?power-domain@34�"����m�power-domain@33�!����no�power-domain@31�����p�power-domain@32� ����qr�power-domain@35�#���s�power-domain@25��l�power-domain@23����t�power-domain@22���f�u�power-domain@27���L�v�power-domain@28����w�power-domain@8��~}�power-domain@9� ���power-domain@24����xy�power-domain@15��+power-domain@21����r�z�power-domain@19�����{|�power-domain@20�����}~�power-domain@16��+power-domain@17�������power-domain@18�������syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2?io-domains&rockchip,rk3399-pmu-io-voltage-domain�okay��spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5����spiclkapb_pclk�<�default����+ �disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7���"�baudclkapb_pclk�f+5�default� �disabledi2c@ff3c0000rockchip,rk3399-i2c��<i� � ���� � �i2cpclk�9�default�+�okay���pmic@1brockchip,rk808� !� 4!xin32krk808-clkout2�default���������� ��$H0�<�I�VH��?DregulatorsDCDC_REG1 cvdd_centerr�� q���p�qregulator-state-mem�DCDC_REG2 cvdd_cpu_lr�� q���p�q? regulator-state-mem�DCDC_REG3cvcc_ddrr�regulator-state-mem�DCDC_REG4cvcc_1v8r��w@�w@?Iregulator-state-mem� w@LDO_REG1 cvcc1v8_dvpr��w@�w@?�regulator-state-mem�LDO_REG2 cvcc3v0_touch�-���-��?�regulator-state-mem�LDO_REG3 cvcca_1v8r��w@�w@?�regulator-state-mem� w@LDO_REG4 cvcc_sdior��w@�-��?+regulator-state-mem� -��LDO_REG5cvcca3v0_codecr��-���-��regulator-state-mem�LDO_REG6cvcc_1v5r���`��`regulator-state-mem� �`LDO_REG7cvcca1v8_codecr��w@�w@regulator-state-mem�LDO_REG8cvcc_3v0r��-���-��?�regulator-state-mem� -��SWITCH_REG1 cvcc3v3_s3r�?regulator-state-mem�SWITCH_REG2 cvcc3v3_s0?�regulator-state-mem�regulator@40silergy,syr827�@ *�default� cvdd_cpu_b� �4��`��r� G�?regulator-state-mem�regulator@41silergy,syr828�A *�default�cvdd_gpu� �4��`��r� G�?�regulator-state-mem�i2c@ff3d0000rockchip,rk3399-i2c��=i� � ���� � �i2cpclk�8�default�+�okay�Xtypec-portc@22 fcs,fusb302�" ���default� R��okaytouchscreen@5d goodix,gt911�] �� ^� l� y� �� �disabledi2c@ff3e0000rockchip,rk3399-i2c��>i� � ���� � �i2cpclk�:�default�+ �disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B ��default����okay?�pwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B ��default����okay?�pwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B  ��default����okay?�pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0 ��default��� �disableddfi@ff630000��c@rockchip,rk3399-dfi����y �pclk_ddr_mon �disabled?video-codec@ff650000rockchip,rk3399-vpu��e �rq rvepuvdpu��� �aclkhclk ��Ciommu@ff650800rockchip,iommu��e@�s��� �aclkiface �C?�video-codec@ff660000rockchip,rk3399-vdec��f�t ������axiahbcabaccore ��C iommu@ff660480rockchip,iommu ��f�@�f�@�u��� �aclkifaceC  �?�iommu@ff670800rockchip,iommu��g@�*��� �aclkiface � �disabledrga@ff680000rockchip,rk3399-rga��h�7���m�aclkhclksclk�jgi �coreaxiahbC!efuse@ff690000rockchip,rk3399-efuse��i�+�} �pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ � � ��� �apb_pclk?^dma-controller@ff6e0000arm,pl330arm,primecell��n@ � � ��� �apb_pclk?Mclock-controller@ff750000rockchip,rk3399-pmucru��u���xin24mQ4 �i��(J�?�clock-controller@ff760000rockchip,rk3399-cru��v���xin24mQ4 ��i��@��B��C��x�D�#g��/�;���рxh�<4`�������#�F�����ׄׄ �� ��ׄ?syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+?io-domains"rockchip,rk3399-io-voltage-domain�okay �� �� �+ �mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0�w�o�dphy-refdphy-cfggrfC  �disabled?�usb2phy@e450rockchip,rk3399-usb2phy��P�{�phyclk4!clk_usbphy0_480m�okay?-host-port � rlinestate�okay��?.otg-port 0�ghjrotg-bvalidotg-idlinestate�okay?1usb2phy@e460rockchip,rk3399-usb2phy��`�|�phyclk4!clk_usbphy1_480m�okay?/host-port � rlinestate�okay��?0otg-port 0�lmorotg-bvalidotg-idlinestate�okay?3phy@f780rockchip,rk3399-emmc-phy���$���emmcclk 2 �okay?,pcie-phyrockchip,rk3399-pcie-phy���refclk ���phy�okay?phy@ff7c0000rockchip,rk3399-typec-phy��|�~}�tcpdcoretcpdphy-refi~����C���L�uphyuphy-pipeuphy-tcphyQ�okaydp-port ?5usb3-port ?2phy@ff800000rockchip,rk3399-typec-phy������tcpdcoretcpdphy-refi�����C ���M�uphyuphy-pipeuphy-tcphyQ�okaydp-port ?6usb3-port ?4watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt�����|�xrktimer@ff850000rockchip,rk3399-timer����Q�hZ �pclktimerspdif@ff870000rockchip,rk3399-spdif����B�^�tx �mclkhclk�U��default�C� �disabledport?�endpoint��?�i2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s���Q�'�^^�txrx�i2s_clki2s_hclk�V��bclk_onbclk_off�'�C��okay 3 Ni2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����(�^^�txrx�i2s_clki2s_hclk�W��default�C��okay 3 Nport?�endpoint hi2s s��?;i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����)�^^�txrx�i2s_clki2s_hclk�X�C��okay?�vop@ff8f0000rockchip,rk3399-vop-lit ��� �� �wi���ׄ�������aclk_vopdclk_vophclk_vop ��C� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?8iommu@ff8f3f00rockchip,iommu���?�w��� �aclkifaceC ��okay?�vop@ff900000rockchip,rk3399-vop-big ��� �� �vi���ׄ�������aclk_vopdclk_vophclk_vop ��C� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?7iommu@ff903f00rockchip,iommu���?�v��� �aclkifaceC ��okay?�isp0@ff910000rockchip,rk3399-cif-isp���@�+�n���ispaclkhclk �����dphyC �disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+��� �aclkiface �C {?�isp1@ff920000rockchip,rk3399-cif-isp���@�,�o���ispaclkhclk �����dphyC �disabledports+port@0�+iommu@ff924000rockchip,iommu ���@��P�,��� �aclkiface �C {?�hdmi-soundsimple-audio-card �i2s � �hdmi-sound�okaysimple-audio-card,cpu ��simple-audio-card,codec ��hdmi@ff940000rockchip,rk3399-dw-hdmi����(�tqpo�iahbisfrcecgrfrefC5Q��okay ���default�?�portsport+endpoint@0���?�endpoint@1���?�mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- ��p�o�refpclkphy_cfggrfC���apbQ+ �disabled �ports+port@0�+endpoint@0���?�endpoint@1���?�port@1�endpoint��?�panel@0feiyang,fy07024di26a30d� � � �ports+port@0�endpoint��?�mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. ��q�o�refpclkphy_cfggrfC���apbQ+  �disabled?�ports+port@0�+endpoint@0���?�endpoint@1���?�edp@ff970000rockchip,rk3399-edp����� �jlo �dppclkgrf�default�C��dpQ �disabledports+port@0�+endpoint@0���?�endpoint@1���?�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0� rjobmmugpu���C#�okay � %�?jpinctrlrockchip,rk3399-pinctrlQ�+�gpio@ff720000rockchip,gpio-bank��r��� 1 A.K?&gpio@ff730000rockchip,gpio-bank��s��� 1 A.K?�gpio@ff780000rockchip,gpio-bank��x�P� 1 A.K?gpio@ff788000rockchip,gpio-bank��x��Q� 1 A.K?!gpio@ff790000rockchip,gpio-bank��y�R� 1 A.K?�pcfg-pull-up M?�pcfg-pull-down Z?�pcfg-pull-none i?�pcfg-pull-none-12ma i v ?�pcfg-pull-none-13ma i v ?�pcfg-pull-none-18ma i vpcfg-pull-none-20ma i vpcfg-pull-up-2ma M vpcfg-pull-up-8ma M vpcfg-pull-up-18ma M vpcfg-pull-up-20ma M vpcfg-pull-down-4ma Z vpcfg-pull-down-8ma Z vpcfg-pull-down-12ma Z v pcfg-pull-down-18ma Z vpcfg-pull-down-20ma Z vpcfg-output-high �pcfg-output-low �pcfg-input-enable �pcfg-input-pull-up � Mpcfg-input-pull-down � Zclockclk-32k ��cifcif-clkin � �cif-clkouta � �edpedp-hpd ��?�gmacrgmii-pins� ��� � � � ����������? rmii-pins� � � � � � ������i2c0i2c0-xfer ���?�i2c1i2c1-xfer ���?:i2c2i2c2-xfer ���?<i2c3i2c3-xfer ���?=i2c4i2c4-xfer � � �?�i2c5i2c5-xfer � � �?>i2c6i2c6-xfer � � �??i2c7i2c7-xfer ���?@i2c8i2c8-xfer ���?�i2s0i2s0-2ch-bus` �������i2s0-8ch-bus� ����������?�i2s0-8ch-bus-bclk-off� ����������?�i2s1i2s1-2ch-busP ������?�i2s1-2ch-bus-bclk-offP ������sdio0sdio0-bus1 ��sdio0-bus4@ �����?#sdio0-cmd ��?$sdio0-clk ��?%sdio0-cd ��sdio0-pwr ��sdio0-bkpwr ��sdio0-wp ��sdio0-int ��sdmmcsdmmc-bus1 ��sdmmc-bus4@ �� � � �?)sdmmc-clk � �?'sdmmc-cmd � �?(sdmmc-cd ��sdmmc-wp ��suspendap-pwroff ��ddrio-pwroff ��spdifspdif-bus ��spdif-bus-1 ��?�spi0spi0-clk ��?Nspi0-cs0 ��?Qspi0-cs1 ��spi0-tx ��?Ospi0-rx ��?Pspi1spi1-clk � �?Rspi1-cs0 � �?Uspi1-rx ��?Tspi1-tx ��?Sspi2spi2-clk � �?Vspi2-cs0 � �?Yspi2-rx � �?Xspi2-tx � �?Wspi3spi3-clk ��?�spi3-cs0 ��?�spi3-rx ��?�spi3-tx ��?�spi4spi4-clk ��?Zspi4-cs0 ��?]spi4-rx ��?\spi4-tx ��?[spi5spi5-clk ��?_spi5-cs0 ��?bspi5-rx ��?aspi5-tx ��?`testclktest-clkout0 ��test-clkout1 ��test-clkout2 ��tsadcotp-pin ��?kotp-out ��?luart0uart0-xfer ���?Auart0-cts ��?Buart0-rts ��?Cuart1uart1-xfer � � �?Juart2auart2a-xfer �� �uart2buart2b-xfer ���uart2cuart2c-xfer ���?Kuart3uart3-xfer ���?Luart3-cts ��uart3-rts ��uart4uart4-xfer ���?�uarthdcpuarthdcp-xfer ���pwm0pwm0-pin ��?�pwm0-pin-pull-down ��vop0-pwm-pin ��vop1-pwm-pin ��pwm1pwm1-pin ��?�pwm1-pin-pull-down ��pwm2pwm2-pin ��?�pwm2-pin-pull-down ��pwm3apwm3a-pin ��?�pwm3bpwm3b-pin ��hdmihdmi-i2c-xfer ���hdmi-cec ��?�pciepci-clkreqn-cpm ��pci-clkreqnb-cpm ��pcie-perst ��?pcie-pwr-en ��?�btbt-enable-h � �?Gbt-host-wake-l ��?Ebt-wake-l ��?Fbuttonspwrbtn ��?�fusb302xfusb0-int ��?�irir-int ��?�ledswork-led-pin � �?�diy-led-pin ��?�pmicpmic-int-l � �?�vsel1-pin ��?�vsel2-pin ��?�sdcardsdmmc0-pwr-h ��?�sdio-pwrseqwifi-enable-h � �?�usb-typecvcc5v0_typec_en ��?�usb2vcc5v0-host-en ��?�opp-table-0operating-points-v2 �? opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �P �P�opp03 �<� �HH�opp04 �G�� �B@B@�opp05 �Tfr �*�*��opp-table-1operating-points-v2 �? opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �� ���opp03 �<� � Y� Y��opp04 �G�� �~�~��opp05 �Tfr ������opp06 �_�" ������opp07 �kI� �O�O��opp-table-2operating-points-v2?�opp00 � �� � �� ���0opp01 ���@ � �� ���0opp02 �ׄ � �� ���0opp03 ��e � Y� Y��0opp04 �#�F �HH�0opp05 �/� ������0chosen �serial2:1500000n8backlightpwm-backlight � @��  �B@ �disabled?�external-gmac-clock fixed-clocksY@ !clkin_gmac4?gpio-keys gpio-keys $�default�key-power /d �& AGPIO Key Power Gt�ir-receivergpio-ir-receiver �&��defaultleds gpio-leds�default��led-0 Awork Ron �& led-1 Adiy Roff �&pwm-fanpwm-fan `d���� o ��P?gsdio-pwrseqmmc-pwrseq-simple�D �ext_clock�default� �& ?"soundaudio-graph-card AAnalog z�sound-ditaudio-graph-card ASPDIF z�spdif-ditlinux,spdif-dit�portendpoint��?�avdd-regulatorregulator-fixedcavdd�������� G�?�vcc12v-dcinregulator-fixed cvcc12v_dcinr�����?vcc1v8-s3regulator-fixed cvcc1v8_s3r��w@�w@ GI?9vcc3v0-sdregulator-fixed  �&�default� cvcc3v0_sdr�-���-�� GH?*regulator-state-mem�vcc3v3-pcie-regulatorregulator-fixed  ���default� cvcc3v3_pcier� G?vcc3v3-sysregulator-fixed cvcc3v3_sysr��2Z��2Z� G�?Hvcc5v0-host-regulatorregulator-fixed  ���default� cvcc5v0_hostr G�?�vcc5v0-typec-regulatorregulator-fixed  ���default� cvcc5v0_typecr G�?�vcc5v0-sysregulator-fixed cvcc5v0_sysr��LK@�LK@ G?�vcc5v0-usbregulator-fixed cvcc5v0_usbr��LK@�LK@ G?�vdd-logpwm-regulator �a� ��cvdd_logr�� 5�� compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-namespinctrl-0vpcie12v-supplyvpcie3v3-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqdisable-wpkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescd-gpiosvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplydmasdma-namesspi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supplyvbus-supplyAVDD28-supplyVDDIO-supplyirq-gpiosreset-gpios#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsdai-formatmclk-fsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busclock-masteravdd-supplybacklightdvdd-supplymali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathbrightness-levelsdefault-brightness-levelpwmsautorepeatdebounce-intervallabellinux,codedefault-statecooling-levelsfan-supplydaisenable-active-highpwm-supply