� ��q8j�(�j\,rockchip,rk3368-evb-act8846rockchip,rk3368 +&7Rockchip RK3368 EVB with ACT8846 pmicaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff660000Q/i2c@ff140000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/serial@ff180000m/serial@ff190000u/serial@ff690000}/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000�/mmc@ff0f0000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�core2�core3� cpu@0�cpuarm,cortex-a53��psci��cpu@1�cpuarm,cortex-a53��psci��cpu@2�cpuarm,cortex-a53��psci��cpu@3�cpuarm,cortex-a53��psci�� cpu@100�cpuarm,cortex-a53��psci��cpu@101�cpuarm,cortex-a53��psci��cpu@102�cpuarm,cortex-a53��psci��cpu@103�cpuarm,cortex-a53��psci��arm-pmuarm,armv8-pmuv3`�pqrstuvw � psci arm,psci-0.2�smctimerarm,armv8-timer0� �� � �oscillator fixed-clock�n6xin24m�?mmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc�� @(�р 6 � D r v=biuciuciu-driveciu-sampleI � T �[reset gdisabledmmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc�� @(�р 6 � E s w=biuciuciu-driveciu-sampleI �!T �[reset gdisabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc��@(�р 6 � G u y=biuciuciu-driveciu-sampleI �#T �[resetgokaynx� ��default � saradc@ff100000rockchip,saradc�� �$�6 I [=saradcapb_pclkT W [saradc-apb gdisabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spi��6 A R=spiclkapb_pclk �,�default�+ gdisabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spi��6 B S=spiclkapb_pclk �-�default�+ gdisabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spi��6 C T=spiclkapb_pclk �)�default�+ gdisabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �>+=i2c6 N�default� gdisabledi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �?+=i2c6 O�default� gdisabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �@+=i2c6 P�default� gdisabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �A+=i2c6 Q�default� gdisabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 M U=baudclkapb_pclk �7�� gdisabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 N V=baudclkapb_pclk �8�� gdisabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 P X=baudclkapb_pclk �:�� gdisabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 Q Y=baudclkapb_pclk �;�� gdisableddma-controller@ff250000arm,pl330arm,primecell��%@��� 6 � =apb_pclkthermal-zonescpu-thermal!d7�Etripscpu_alert0U$�a��passive� cpu_alert1U8�a��passive�!cpu_critUsa� �criticalcooling-mapsmap0l 0q��������������������������������map1l!0q������������������������ ��������gpu-thermal!d7�Etripsgpu_alert0U8�a��passive�"gpu_critU�8a� �criticalcooling-mapsmap0l"0q��������������������������������tsadc@ff280000rockchip,rk3368-tsadc��( �%6 H Z=tsadcapb_pclkT � [tsadc-apb�initdefaultsleep�#�$�#��sgokay���ethernet@ff290000rockchip,rk3368-gmac��) ��macirq%86  f g c � � ]M=stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macgokay&rmii$output 1' A W'B@�default�(l0uusb@ff500000 generic-ehci��P �6 �gokayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2��X �6 �=otg~host�����@@ gokaydma-controller@ff600000arm,pl330arm,primecell��`@��� 6 � =apb_pclk�@i2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2c��e6 L=i2c �<�default�)+gokay��syr827@40silergy,syr827�@��vdd_cpu� �P��p&8*syr828@41silergy,syr828�A��vdd_gpu� �P��p8*act8846@5aactive-semi,act8846�ZgokayC*N*Y*d*o+{*�,regulatorsREG1�VCC_DDR�O��O�REG2�VCC_IO�2Z��2Z��+REG3�VDD_LOG� �`��`REG4�VCC_20�������,REG5 �VCCIO_SD�w@�2Z�REG6 �VDD10_LCD�B@�B@REG7 �VCCA_CODEC�2Z��2Z�REG8�VCCA_TP�2Z��2Z�REG9 �VCCIO_PMU�2Z��2Z�REG10�VDD_10�B@�B@REG11�VCC_18�w@�w@REG12 �VCC18_LCD�w@�w@i2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2c��f �=+=i2c6 M�default�- gdisabledpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwm��h��default�.6 _gokay�Lpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwm��h��default�/6 _ gdisabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwm��h �6 _ gdisabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwm��h0��default�06 _ gdisabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uart��i6 O W=baudclkapb_pclk �9�default�1��gokaymbox@ff6b0000rockchip,rk3368-mailbox��k0�����6 E =pclk_mailbox� gdisabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfd��spower-controller!rockchip,rk3368-power-controller�+�Cpower-domain@12� �6 � � � � � � � � � � � � � c h g n o r s f d d h i l k j n m$�23456789:�power-domain@14� 6 � � o p �;<=�power-domain@16�6 � � @�>�syscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfd��s��Dio-domains&rockchip,rk3368-pmu-io-voltage-domain gdisabledreboot-modesyscon-reboot-mode��RB��RB��RB� �RB�clock-controller@ff760000rockchip,rk3368-cru��v6?=xin24m%� syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfd��w�%io-domains"rockchip,rk3368-io-voltage-domain gdisabledwatchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdt���6 p �Ogokaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timer���  �B6 a U =pclktimerspdif@ff880000rockchip,rk3368-spdif��� �66 S � =mclkhclk@tx�default�A gdisabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2s��� �(=i2s_clki2s_hclk6 T �@@txrx gdisabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2s���� �5=i2s_clki2s_hclk6 R �@@txrx�default�B gdisablediommu@ff900800rockchip,iommu��� �6 � � =aclkifaceC , gdisablediommu@ff914000rockchip,iommu ���@��P �6 � � =aclkiface,C 9 gdisablediommu@ff930300rockchip,iommu��� �6 � � =aclkifaceC , gdisablediommu@ff9a0440rockchip,iommu ���@@���@ � 6 � � =aclkiface, gdisablediommu@ff9a0800rockchip,iommu����  6 � � =aclkiface, gdisabledqos@ffad0000rockchip,rk3368-qossyscon��� �2qos@ffad0080rockchip,rk3368-qossyscon���� �3qos@ffad0100rockchip,rk3368-qossyscon��� �4qos@ffad0180rockchip,rk3368-qossyscon���� �5qos@ffad0200rockchip,rk3368-qossyscon��� �6qos@ffad0280rockchip,rk3368-qossyscon���� �7qos@ffad0300rockchip,rk3368-qossyscon��� �8qos@ffad0380rockchip,rk3368-qossyscon���� �9qos@ffad0400rockchip,rk3368-qossyscon��� �:qos@ffae0000rockchip,rk3368-qossyscon��� �;qos@ffae0100rockchip,rk3368-qossyscon��� �<qos@ffae0180rockchip,rk3368-qossyscon���� �=qos@ffaf0000rockchip,rk3368-qossyscon��� �>efuse@ffb00000rockchip,rk3368-efuse��� +6 q =pclk_efusecpu-leakage@17�temp-adjust@1f�interrupt-controller@ffb71000 arm,gic-400Ti@����� ��@ ��`  � ��pinctrlrockchip,rk3368-pinctrl%zD+�gpio@ff750000rockchip,gpio-bank��u6 @ �Q��Ti�Jgpio@ff780000rockchip,gpio-bank��x6 A �R��Tigpio@ff790000rockchip,gpio-bank��y6 B �S��Ti�Ngpio@ff7a0000rockchip,gpio-bank��z6 C �T��Ti�'pcfg-pull-up��Gpcfg-pull-down�pcfg-pull-none��Hpcfg-pull-none-12ma�� �Iemmcemmc-clk�E� emmc-cmd�F� emmc-pwr�Gemmc-bus1�Gemmc-bus4@�GGGGemmc-bus8��FFFFFFFF�emmc-reset�H�Mgmacrgmii-pins��HHHI I III IHHHHHHrmii-pins��HHHI I IHHHH�(i2c0i2c0-xfer �HH�)i2c1i2c1-xfer �HH�-i2c2i2c2-xfer � HH�i2c3i2c3-xfer �HH�i2c4i2c4-xfer �HH�i2c5i2c5-xfer �HH�i2si2s-8ch-bus�� H HHHHHHHH�Bpwm0pwm0-pin�H�.pwm1pwm1-pin�H�/pwm3pwm3-pin�H�0sdio0sdio0-bus1�Gsdio0-bus4@�GGGGsdio0-cmd�Gsdio0-clk�Hsdio0-cd�Gsdio0-wp�Gsdio0-pwr�Gsdio0-bkpwr�Gsdio0-int�Gsdmmcsdmmc-clk� Hsdmmc-cmd� Gsdmmc-cd� Gsdmmc-bus1�Gsdmmc-bus4@�GGGGspdifspdif-tx�H�Aspi0spi0-clk�G�spi0-cs0�G�spi0-cs1�Gspi0-tx�G�spi0-rx�G�spi1spi1-clk�G�spi1-cs0�G�spi1-cs1�Gspi1-rx�G�spi1-tx�G�spi2spi2-clk� G�spi2-cs0� G�spi2-rx� G�spi2-tx� G�tsadcotp-pin�H�#otp-out�H�$uart0uart0-xfer �GHuart0-cts�Huart0-rts�Huart1uart1-xfer �GHuart1-cts�Huart1-rts�Huart2uart2-xfer �GH�1uart3uart3-xfer �GHuart3-cts�Huart3-rts�Huart4uart4-xfer �GHuart4-cts�Huart4-rts�Hpcfg-pull-none-drv-8ma���Epcfg-pull-up-drv-8ma���Fbacklightbl-en�H�Kkeyspwr-key�G�Opmicpmic-int�Gsdiowifi-reg-on�Hbt-rst�Husbhost-vbus-drv�H�Pchosen�serial2:115200n8memory�memory�@backlightpwm-backlight�  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~��������������������������������������������������������������������������������������������������������������������������������� 'J�default�K4LB@9'emmc-pwrseqmmc-pwrseq-emmc�M�default FN� gpio-keys gpio-keys�default�Okey-powerR .J `GPIO Powerftvcc-host-regulatorregulator-fixedq <J�default�P �vcc_host&8*vcc-lan-regulatorregulator-fixed�vcc_lan�2Z��2Z�&8+�&vcc-sys-regulatorregulator-fixed�vcc_sys�LK@�LK@&�* compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0cpudevice_typeregenable-method#cooling-cellsphandleinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesstatusbus-widthcap-mmc-highspeedmmc-pwrseqnon-removablepinctrl-namespinctrl-0#io-channel-cellsreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#mbox-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsdmasdma-namespower-domains#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathbrightness-levelsdefault-brightness-levelenable-gpiospwmspwm-delay-usreset-gpioswakeup-sourcelabellinux,codeenable-active-high