� ��� 8��(e�l ,Google Cheza (rev1)2google,cheza-rev1qcom,sdm845aliases!=/soc@0/geniqup@8c0000/i2c@880000!B/soc@0/geniqup@8c0000/i2c@884000!G/soc@0/geniqup@8c0000/i2c@888000!L/soc@0/geniqup@8c0000/i2c@88c000!Q/soc@0/geniqup@8c0000/i2c@890000!V/soc@0/geniqup@8c0000/i2c@894000![/soc@0/geniqup@8c0000/i2c@898000!`/soc@0/geniqup@8c0000/i2c@89c000!e/soc@0/geniqup@ac0000/i2c@a80000!j/soc@0/geniqup@ac0000/i2c@a84000!o/soc@0/geniqup@ac0000/i2c@a88000!u/soc@0/geniqup@ac0000/i2c@a8c000!{/soc@0/geniqup@ac0000/i2c@a90000!�/soc@0/geniqup@ac0000/i2c@a94000!�/soc@0/geniqup@ac0000/i2c@a98000!�/soc@0/geniqup@ac0000/i2c@a9c000!�/soc@0/geniqup@8c0000/spi@880000!�/soc@0/geniqup@8c0000/spi@884000!�/soc@0/geniqup@8c0000/spi@888000!�/soc@0/geniqup@8c0000/spi@88c000!�/soc@0/geniqup@8c0000/spi@890000!�/soc@0/geniqup@8c0000/spi@894000!�/soc@0/geniqup@8c0000/spi@898000!�/soc@0/geniqup@8c0000/spi@89c000!�/soc@0/geniqup@ac0000/spi@a80000!�/soc@0/geniqup@ac0000/spi@a84000!�/soc@0/geniqup@ac0000/spi@a88000!�/soc@0/geniqup@ac0000/spi@a8c000!�/soc@0/geniqup@ac0000/spi@a90000!�/soc@0/geniqup@ac0000/spi@a94000!�/soc@0/geniqup@ac0000/spi@a98000!�/soc@0/geniqup@ac0000/spi@a9c000/�/soc@0/geniqup@8c0000/serial@898000/wcn3990-bt$�/soc@0/geniqup@8c0000/serial@898000$�/soc@0/geniqup@ac0000/serial@a84000/soc@0/wifi@18800000chosen serial0:115200n8memory@80000000memory"�reserved-memory &hyp-mem@85700000"�p`-xbl-mem@85e00000"��-aop-mem@85fc0000"��-aop-cmd-db-mem@85fe0000 2qcom,cmd-db"��-smem@86000000 2qcom,smem"� -4tz@86200000"� �-rmtfs@88f000002qcom,rmtfs-mem"���-<Kqseecom@8ab00000"��@-camera-mem@8bf00000"��P-ipa-fw@8c400000"�@-ipa-gsi@8c410000"�AP-adsp@8c500000"�P�-U!wlan-msa@8df00000"��-U�mpss@8e000000"�-U�mba@96500000"�P -U�slpi@96700000"�p@-spss@97b00000"��-memory@96000000"�P-U�cpus cpu@0cpu 2qcom,kryo385"]pscikc~"��(��� � Ul2-cache2cache� Ul3-cache2cacheU cpu@100cpu 2qcom,kryo385"]pscikc~"��(���  � Ul2-cache2cache� U cpu@200cpu 2qcom,kryo385"]pscikc~"��(��� � Ul2-cache2cache� Ucpu@300cpu 2qcom,kryo385"]pscikc~"��(��� � Ul2-cache2cache� Ucpu@400cpu 2qcom,kryo385"]pscik~���(��� � Ul2-cache2cache� Ucpu@500cpu 2qcom,kryo385"]pscik~���(��� � Ul2-cache2cache� Ucpu@600cpu 2qcom,kryo385"]pscik~���(��� � Ul2-cache2cache� Ucpu@700cpu 2qcom,kryo385"]pscik~���(��� � Ul2-cache2cache� Ucpu-mapcluster0core0�core1�core2�core3�core4�core5�core6�core7�idle-states�pscicpu-sleep-0-02arm,idle-state little-power-down@3^D�TbeU cpu-sleep-1-02arm,idle-state big-power-down@3DmT�eUcpu-sleep-0-12arm,idle-state little-rail-power-down@3hDT^eU cpu-sleep-1-12arm,idle-state big-rail-power-down@3�D%T�eUcluster-sleep-02arm,idle-state cluster-power-down@�3 �D�T'eU opp-table-cpu02operating-points-v2vUopp-300000000��� 5I>opp-403200000�X� 5I>opp-480000000��8� 5bpopp-576000000�"U� 5bpopp-652800000�&��� 5u0opp-748800000�,�������opp-825600000�15������opp-902400000�5Ɉ����`opp-979200000�:]h�����opp-1056000000�>�H�����opp-1132800000�C�(�!b��@opp-1228800000�I>�!b��opp-1324800000�N���!b�� opp-1420800000�T���.��opp-1516800000�Zh��.�'Popp-1612800000�`!`�>�'Popp-1689600000�d�@�>�>�opp-1766400000�iI �>�V0opp-table-cpu42operating-points-v2vUopp-300000000��� 5I>opp-403200000�X� 5I>opp-480000000��8���I>opp-576000000�"U���I>opp-652800000�&�����I>opp-748800000�,�����I>opp-825600000�15��!b���opp-902400000�5Ɉ�!b���opp-979200000�:]h�!b���opp-1056000000�>�H�.���opp-1132800000�C�(�.���opp-1209600000�H�>���opp-1286400000�L���>���opp-1363200000�Q@��>��opp-1459200000�V���>��opp-1536000000�[���R���opp-1612800000�`!`�R���opp-1689600000�d�@�R��'Popp-1766400000�iI �^��'Popp-1843200000�m��^��'Popp-1920000000�rp��n�'Popp-1996800000�w��n�>�opp-2092800000�|���n�>�opp-2169600000��Qx�n�>�opp-2246400000���X�n�>�opp-2323200000��y8�n�>�opp-2400000000�� �n�V0opp-2476800000�����n�V0opp-2553600000��4��n�V0opp-2649600000�����n�V0opp-2745600000�����n��opp-2803200000��p�n��pmu2arm,armv8-pmuv3 �timer2arm,armv8-timer0�clocksxo-board 2fixed-clock��I� �xo_boardU�sleep-clk 2fixed-clock���U'firmwarescm2qcom,scm-sdm845qcom,scmremoteproc-adsp2qcom,sdm845-adsp-pas@��#�wdogfatalreadyhandoverstop-ack� �xo!"#0stop Fdisabledglink-edge ��MlpassSc$apr 2qcom,apr-v2japr_audio_svc~ �apr-service@3" 2qcom,q6core�avs/audiomsm/adsp/audio_pdapr-service@4 2qcom,q6afe"�avs/audiomsm/adsp/audio_pddais2qcom,q6afe-dais �apr-service@7 2qcom,q6asm"�avs/audiomsm/adsp/audio_pddais2qcom,q6asm-dais � �%!apr-service@8 2qcom,q6adm"�avs/audiomsm/adsp/audio_pdrouting2qcom,q6adm-routing�fastrpc 2qcom,fastrpcjfastrpcglink-apps-dspMadsp� compute-cb@32qcom,fastrpc-compute-cb" �%#compute-cb@42qcom,fastrpc-compute-cb" �%$smp2p-cdsp 2qcom,smp2p�^� �@c$�Smaster-kernel�master-kernelslave-kernel �slave-kernel2smp2p-lpass 2qcom,smp2p��� ��c$ �Smaster-kernel�master-kernelU#slave-kernel �slave-kernel2Usmp2p-mpss 2qcom,smp2p��� ��c$�Smaster-kernel�master-kernelU�slave-kernel �slave-kernel2U�ipa-ap-to-modem�ipaU�ipa-modem-to-ap�ipa2U�smp2p-slpi 2qcom,smp2p��� ��c$�Smaster-kernel�master-kernelslave-kernel �slave-kernel2psci 2arm,psci-1.0dsmcpower-domain-cpu0CW&e power-domain-cpu1CW&e power-domain-cpu2CW&e power-domain-cpu3CW&e power-domain-cpu4CW&epower-domain-cpu5CW&epower-domain-cpu6CW&epower-domain-cpu7CW&epower-domain-clusterCe U&soc@0 &x 2simple-busclock-controller@1000002qcom,gcc-sdm845"� '()=�bi_tcxobi_tcxo_aosleep_clkpcie_0_pipe_clkpcie_1_pipe_clk��CU*qfprom@7840002qcom,sdm845-qfpromqcom,qfprom"x@� hstx-trim-primary@1eb"��U�hstx-trim-secondary@1eb"��U�rng@793000 2qcom,prng-ee"y0�*@�coreopp-table-qup2operating-points-v2U3opp-50000000�����+opp-75000000�xh��,opp-100000000����-opp-128000000�� �.dma-controller@800000�2qcom,sdm845-gpi-dma"���������������� �� �% FdisabledU4geniqup@8c00002qcom,geni-se-qup"�` �m-ahbs-ahb�*d*e �% &�/ 0 �qup-coreFokayi2c@8800002qcom,geni-i2c"�@�se�*D�default�1 �Y W2�3H�/ 00/ �qup-corequp-configqup-memory �44�txrx Fdisabledspi@8800002qcom,geni-spi"�@�se�*D�default�5 �Y 0�/ 00�qup-corequp-config �44�txrxFokayserial@8800002qcom,geni-uart"�@�se�*D�default�6 �YW2�30�/ 00�qup-corequp-config Fdisabledi2c@8840002qcom,geni-i2c"�@@�se�*F�default�7 �Z W2�3H�/ 00/ �qup-corequp-configqup-memory �44�txrx Fdisabledspi@8840002qcom,geni-spi"�@@�se�*F�default�8 �Z 0�/ 00�qup-corequp-config �44�txrx Fdisabledserial@8840002qcom,geni-uart"�@@�se�*F�default�9 �ZW2�30�/ 00�qup-corequp-config Fdisabledi2c@8880002qcom,geni-i2c"��@�se�*H�default�: �[ W2�3H�/ 00/ �qup-corequp-configqup-memory �44�txrx Fdisabledspi@8880002qcom,geni-spi"��@�se�*H�default�; �[ 0�/ 00�qup-corequp-config �44�txrx Fdisabledserial@8880002qcom,geni-uart"��@�se�*H�default�< �[W2�30�/ 00�qup-corequp-config Fdisabledi2c@88c0002qcom,geni-i2c"��@�se�*J�default�= �\ W2�3H�/ 00/ �qup-corequp-configqup-memory �44�txrxFokay��bridge@2d 2ti,sn65dsi86"-�default�>?@�  @fAA,B8B� �refclkCports port@0"endpointJCU�port@1"endpointJDU�spi@88c0002qcom,geni-spi"��@�se�*J�default�E �\ 0�/ 00�qup-corequp-config �44�txrx Fdisabledserial@88c0002qcom,geni-uart"��@�se�*J�default�F �\W2�30�/ 00�qup-corequp-config Fdisabledi2c@8900002qcom,geni-i2c"�@�se�*L�default�G �] W2�3H�/ 00/ �qup-corequp-configqup-memory �44�txrx Fdisabledspi@8900002qcom,geni-spi"�@�se�*L�default�H �] 0�/ 00�qup-corequp-config �44�txrx Fdisabledserial@8900002qcom,geni-uart"�@�se�*L�default�I �]W2�30�/ 00�qup-corequp-config Fdisabledi2c@8940002qcom,geni-i2c"�@@�se�*N�default�J �^ W2�3H�/ 00/ �qup-corequp-configqup-memory �44�txrx Fdisabledspi@8940002qcom,geni-spi"�@@�se�*N�default�K �^ 0�/ 00�qup-corequp-config �44�txrxFokaytpm@0 2google,cr50"�default�LZ 5@��serial@8940002qcom,geni-uart"�@@�se�*N�default�M �^W2�30�/ 00�qup-corequp-config Fdisabledi2c@8980002qcom,geni-i2c"��@�se�*P�default�N �_ W2�3H�/ 00/ �qup-corequp-configqup-memory �44�txrx Fdisabledspi@8980002qcom,geni-spi"��@�se�*P�default�O �_ 0�/ 00�qup-corequp-config �44�txrx Fdisabledserial@8980002qcom,geni-uart"��@�se�*P�default�P �_W2�30�/ 00�qup-corequp-configFokaywcn3990-bt2qcom,wcn3990-btlAyQ�R�S�0�i2c@89c0002qcom,geni-i2c"��@�se�*R�default�T �` W2�3 Fdisabledspi@89c0002qcom,geni-spi"��@�se�*R�default�U �` 0�/ 00�qup-corequp-config �44�txrx Fdisabledserial@89c0002qcom,geni-uart"��@�se�*R�default�V �`W2�30�/ 00�qup-corequp-config Fdisableddma-controller@0xa00000�2qcom,sdm845-gpi-dma"���%&'()*+� �� �%� FdisabledUYgeniqup@ac00002qcom,geni-se-qup"�` �m-ahbs-ahb�*f*g �%� &�W 0 �qup-coreFokayi2c@a800002qcom,geni-i2c"�@�se�*T�default�X �a W2�3H�W 00W �qup-corequp-configqup-memory �YY�txrx Fdisabledspi@a800002qcom,geni-spi"�@�se�*T�default�Z �a 0�W 00�qup-corequp-config �YY�txrx Fdisabledserial@a800002qcom,geni-uart"�@�se�*T�default�[ �aW2�30�W 00�qup-corequp-config Fdisabledi2c@a840002qcom,geni-i2c"�@@�se�*V�default�\ �b W2�3H�W 00W �qup-corequp-configqup-memory �YY�txrx Fdisabledspi@a840002qcom,geni-spi"�@@�se�*V�default�] �b 0�W 00�qup-corequp-config �YY�txrx Fdisabledserial@a840002qcom,geni-debug-uart"�@@�se�*V�default�^ �bW2�30�W 00�qup-corequp-configFokayi2c@a880002qcom,geni-i2c"��@�se�*X�default�_ �c W2�3H�W 00W �qup-corequp-configqup-memory �YY�txrx Fdisabledspi@a880002qcom,geni-spi"��@�se�*X�default�` �c 0�W 00�qup-corequp-config �YY�txrxFokayec@02google,cros-ec-spi"@�z�default�aZ-��pwm2google,cros-ec-pwm�U�i2c-tunnel2google,cros-ec-i2c-tunnel� sbs-battery@b2sbs,sbs-battery" ��keyboard-controller2google,cros-ec-keyb� D.;<=>?@A B CD}0Y1 d"#(  \V |})  � + ^a !%$' & + ,./-32*5 4 9    8 l j6  g iserial@a880002qcom,geni-uart"��@�se�*X�default�b �cW2�30�W 00�qup-corequp-config Fdisabledi2c@a8c0002qcom,geni-i2c"��@�se�*Z�default�c �d W2�3H�W 00W �qup-corequp-configqup-memory �YY�txrxFokay��digitizer@92wacom,w9013hid-over-i2c" �default �def;gFhRd@�ispi@a8c0002qcom,geni-spi"��@�se�*Z�default�i �d 0�W 00�qup-corequp-config �YY�txrx Fdisabledserial@a8c0002qcom,geni-uart"��@�se�*Z�default�j �dW2�30�W 00�qup-corequp-config Fdisabledi2c@a900002qcom,geni-i2c"�@�se�*\�default�k �e W2�3H�W 00W �qup-corequp-configqup-memory �YY�txrxFokay��spi@a900002qcom,geni-spi"�@�se�*\�default�l �e 0�W 00�qup-corequp-config �YY�txrx Fdisabledserial@a900002qcom,geni-uart"�@�se�*\�default�m �eW2�30�W 00�qup-corequp-config Fdisabledi2c@a940002qcom,geni-i2c"�@@�se�*^�default�n �f W2�3H�W 00W �qup-corequp-configqup-memory �YY�txrx Fdisabledspi@a940002qcom,geni-spi"�@@�se�*^�default�o �f 0�W 00�qup-corequp-config �YY�txrx Fdisabledserial@a940002qcom,geni-uart"�@@�se�*^�default�p �fW2�30�W 00�qup-corequp-config Fdisabledi2c@a980002qcom,geni-i2c"��@�se�*`�default�q �g W2�3H�W 00W �qup-corequp-configqup-memory �YY�txrxFokay��touchscreen@102elan,ekth3500"�default�rs@�}xg �@vspi@a980002qcom,geni-spi"��@�se�*`�default�t �g 0�W 00�qup-corequp-config �YY�txrx Fdisabledserial@a980002qcom,geni-uart"��@�se�*`�default�u �gW2�30�W 00�qup-corequp-config Fdisabledi2c@a9c0002qcom,geni-i2c"��@�se�*b�default�v �h W2�3 FdisabledH�W 00W �qup-corequp-configqup-memory �YY�txrxspi@a9c0002qcom,geni-spi"��@�se�*b�default�w �h 0�W 00�qup-corequp-config �YY�txrx Fdisabledserial@a9c0002qcom,geni-uart"��@�se�*b�default�x �hW2�30�W 00�qup-corequp-config Fdisabledsystem-cache-controller@11000002qcom,sdm845-llcc "0�llcc_basellcc_broadcast_base �Fpmu@114a0002qcom,sdm845-llcc-bwmon"� �D� �yopp-table2operating-points-v2Uyopp-0� 5opp-1���opp-2�.�opp-3�R��opp-4�n�pmu@1436400%2qcom,sdm845-bwmonqcom,msm8998-bwmon"Cd �E� �zopp-table2operating-points-v2Uzopp-0�I>opp-1���opp-2��opp-3�>�opp-4��pci@1c000002qcom,pcie-sdm845@"� `` �`�parfdbielbiconfigpci���� 8&` ` `0`0� ���msi2�������8�*.*)*+*-*/*0*0�pipeauxcfgbus_masterbus_slaveslave_q2atbu �%�%%%%%%%%% % % % % %%%�*�pciW*�(pciephy Fdisabledphy@1c060002qcom,sdm845-qmp-pcie-phy"�`� & �*9*+*,*:�auxcfg_ahbrefrefgen�*�phy *:�� Fdisabledphy@1c06200@"�b(�d��h�fp�*.�pipe0�2�pcie_0_pipe_clkU(pci@1c080002qcom,pcie-sdm845@"�� @@ �@�parfdbielbiconfigpci���� 8&@ @ @0@0� �3�msi2�������@�*6*1*3*5*7*8*4*4�pipeauxcfgbus_masterbus_slaveslave_q2areftbu *1$� �%�%%%%%%%%% %  %  %  %  % %%�*�pciW*�)pciephy Fdisabledphy@1c0a0002qcom,sdm845-qhp-pcie-phy"�� & �*9*3*4*:�auxcfg_ahbrefrefgen�*�phy *:�� Fdisabledphy@1c062000"�������*6�pipe0�2�pcie_1_pipe_clkU)interconnect@13800002qcom,sdm845-mem-noc"8r=Q{Uinterconnect@14e00002qcom,sdm845-dc-noc"N=Q{interconnect@15000002qcom,sdm845-config-noc"PP�=Q{U0interconnect@16200002qcom,sdm845-system-noc"b��=Q{U�interconnect@16e00002qcom,sdm845-aggre1-noc"nP�=Q{U/interconnect@17000002qcom,sdm845-aggre2-noc"p�=Q{UWinterconnect@17400002qcom,sdm845-mmss-noc"t�=Q{U�ufshc@1d84000+2qcom,sdm845-ufshcqcom,ufshcjedec,ufs-2.0 "�@%���stdice � �|ufsphyaW*��*�rst �%{�core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkice_core_clkH�*�**�*� *�*�*�*�Hu��� ��<4`�р�Fokay �@�8}� '�U~phy@1d870002qcom,sdm845-qmp-ufs-phy"�p� & �refref_aux�*�*��~�ufsphyFokay���phy@1d87400P"�t�v��|��x�z�2U|dma-controller@1dc40002qcom,bam-v1.7.0"�@@ �� �bam_clk���0�%%%%U�crypto@1dfa0002qcom,crypto-v5.4"ߠ`�* * �ifacebuscore����rxtx0�%%%%ipa@1e400002qcom,sdm845-ipa�% %"0"�p�p �@��ipa-regipa-sharedgsi8�7���(�ipagsiipa-clock-queryipa-setup-ready� �coreH�WW� 0�memoryimemconfig��*0ipa-clock-enabled-validipa-clock-enabledFokay�hwlock@1f400002qcom,tcsr-mutex"��Usyscon@1f600002qcom,sdm845-tcsrsyscon"�U�pinctrl@34000002qcom,sdm845-pinctrl"@� ����2 @���defaultsleep���$���.AP_SPI_FP_MISOAP_SPI_FP_MOSIAP_SPI_FP_CLKAP_SPI_FP_CS_LUART_AP_TX_DBG_RXUART_DBG_TX_AP_RXFP_RST_LFCAM_ENEDP_BRIJ_IRQEC_IN_RW_ODLRCAM_MCLKFCAM_MCLKRCAM_ENCCI0_SDACCI0_SCLCCI1_SDACCI1_SCLFCAM_RST_LPEN_RST_LPEN_IRQ_LRCAM_VSYNCESIM_MISOESIM_MOSIESIM_CLKESIM_CS_LAP_PEN_1V8_SDAAP_PEN_1V8_SCLAP_TS_I2C_SDAAP_TS_I2C_SCLRCAM_RST_LAP_EDP_BKLTENAP_BRD_ID1BOOT_CONFIG_4AMP_IRQ_LEDP_BRIJ_I2C_SDAEDP_BRIJ_I2C_SCLEN_PP3300_DX_EDPSD_CD_ODLBT_UART_RTSBT_UART_CTSBT_UART_RXDBT_UART_TXDAMP_I2C_SDAAMP_I2C_SCLAP_BRD_ID3AP_EC_SPI_CLKAP_EC_SPI_CS_LAP_EC_SPI_MISOAP_EC_SPI_MOSIFORCED_USB_BOOTAMP_BCLKAMP_LRCLKAMP_DOUTAMP_DINAP_BRD_ID2PEN_PDCT_LHP_MCLKHP_BCLKHP_LRCLKHP_DOUTHP_DINBT_SLIMBUS_DATABT_SLIMBUS_CLKAMP_RESET_LFCAM_VSYNCAP_SKU_ID1EC_WOV_BCLKEC_WOV_LRCLKEC_WOV_DOUTAP_H1_SPI_MISOAP_H1_SPI_MOSIAP_H1_SPI_CLKAP_H1_SPI_CS_LAP_SPI_CS0_LAP_SPI_MOSIAP_SPI_MISOAP_SPI_CLKRFFE6_CLKRFFE6_DATABOOT_CONFIG_1BOOT_CONFIG_2BOOT_CONFIG_0EDP_BRIJ_ENUSB_HS_TX_ENUIM2_DATAUIM2_CLKUIM2_RSTUIM2_PRESENTUIM1_DATAUIM1_CLKUIM1_RSTAP_SKU_ID2SDM_GRFC_8SDM_GRFC_9AP_RST_REQHP_IRQTS_RESET_LPEN_EJECT_ODLHUB_RST_LFP_TO_AP_IRQAP_EC_INT_LTS_INT_LAP_SUSPEND_LSDM_GRFC_3H1_AP_INT_ODLQLINK_REQQLINK_ENSDM_GRFC_2BOOT_CONFIG_3WMSS_RESET_LSDM_GRFC_0SDM_GRFC_1RFFE3_DATARFFE3_CLKRFFE4_DATARFFE4_CLKRFFE5_DATARFFE5_CLKGNSS_ENWCI2_LTE_COEX_RXDWCI2_LTE_COEX_TXDAP_RAM_ID1AP_RAM_ID2RFFE1_DATARFFE1_CLKU@cci0-default>gpio17gpio18Ccci_i2cLYU�cci0-sleep>gpio17gpio18Ccci_i2cYhU�cci1-default>gpio19gpio20Ccci_i2cLYU�cci1-sleep>gpio19gpio20Ccci_i2cYhU�qspi-clkU�pinmux>gpio95 Cqspi_clkpinconf>gpio95wqspi-cs0U�pinmux>gpio90Cqspi_cspinconf>gpio90wqspi-cs1pinmux>gpio89Cqspi_csqspi-data01U�pinmux-data>gpio91gpio92 Cqspi_datapinconf>gpio91gpio92Lqspi-data12pinmux-data>gpio93gpio94 Cqspi_dataqup-i2c0-defaultU1pinmux >gpio0gpio1Cqup0qup-i2c1-defaultU7pinmux>gpio17gpio18Cqup1qup-i2c2-defaultU:pinmux>gpio27gpio28Cqup2qup-i2c3-defaultU=pinmux>gpio41gpio42Cqup3pinconf>gpio41gpio42Ywqup-i2c4-defaultUGpinmux>gpio89gpio90Cqup4qup-i2c5-defaultUJpinmux>gpio85gpio86Cqup5qup-i2c6-defaultUNpinmux>gpio45gpio46Cqup6qup-i2c7-defaultUTpinmux>gpio93gpio94Cqup7qup-i2c8-defaultUXpinmux>gpio65gpio66Cqup8qup-i2c9-defaultU\pinmux >gpio6gpio7Cqup9qup-i2c10-defaultU_pinmux>gpio55gpio56Cqup10qup-i2c11-defaultUcpinmux>gpio31gpio32Cqup11pinconf>gpio31gpio32Ywqup-i2c12-defaultUkpinmux>gpio49gpio50Cqup12pinconf>gpio49gpio50Ywqup-i2c13-defaultUnpinmux>gpio105gpio106Cqup13qup-i2c14-defaultUqpinmux>gpio33gpio34Cqup14pinconf>gpio33gpio34Ywqup-i2c15-defaultUvpinmux>gpio81gpio82Cqup15qup-spi0-defaultU5pinmux>gpio0gpio1gpio2gpio3Cqup0config>gpio0gpio1gpio2gpio3Ywpinconf>gpio0gpio1gpio2gpio3Ywqup-spi1-defaultU8pinmux>gpio17gpio18gpio19gpio20Cqup1qup-spi2-defaultU;pinmux>gpio27gpio28gpio29gpio30Cqup2qup-spi3-defaultUEpinmux>gpio41gpio42gpio43gpio44Cqup3qup-spi4-defaultUHpinmux>gpio89gpio90gpio91gpio92Cqup4qup-spi5-defaultUKpinmux>gpio85gpio86gpio87gpio88Cqup5pinconf>gpio85gpio86gpio87gpio88Ywqup-spi6-defaultUOpinmux>gpio45gpio46gpio47gpio48Cqup6qup-spi7-defaultUUpinmux>gpio93gpio94gpio95gpio96Cqup7qup-spi8-defaultUZpinmux>gpio65gpio66gpio67gpio68Cqup8qup-spi9-defaultU]pinmux>gpio6gpio7gpio4gpio5Cqup9qup-spi10-defaultU`pinmux>gpio55gpio56gpio53gpio54Cqup10pinconf>gpio53gpio54gpio55gpio56Ywqup-spi11-defaultUipinmux>gpio31gpio32gpio33gpio34Cqup11qup-spi12-defaultUlpinmux>gpio49gpio50gpio51gpio52Cqup12qup-spi13-defaultUopinmux >gpio105gpio106gpio107gpio108Cqup13qup-spi14-defaultUtpinmux>gpio33gpio34gpio31gpio32Cqup14qup-spi15-defaultUwpinmux>gpio81gpio82gpio83gpio84Cqup15qup-uart0-defaultU6pinmux >gpio2gpio3Cqup0qup-uart1-defaultU9pinmux>gpio19gpio20Cqup1qup-uart2-defaultU<pinmux>gpio29gpio30Cqup2qup-uart3-defaultUFpinmux>gpio43gpio44Cqup3qup-uart4-defaultUIpinmux>gpio91gpio92Cqup4qup-uart5-defaultUMpinmux>gpio87gpio88Cqup5qup-uart6-defaultUPpinmux>gpio45gpio46gpio47gpio48Cqup6pinconf-cts>gpio45hpinconf-rts-tx>gpio46gpio47Ywpinconf-rx>gpio48Lqup-uart7-defaultUVpinmux>gpio95gpio96Cqup7qup-uart8-defaultU[pinmux>gpio67gpio68Cqup8qup-uart9-defaultU^pinmux >gpio4gpio5Cqup9pinconf-tx>gpio4Ywpinconf-rx>gpio5YLqup-uart10-defaultUbpinmux>gpio53gpio54Cqup10qup-uart11-defaultUjpinmux>gpio33gpio34Cqup11qup-uart12-defaultUmpinmux>gpio51gpio52Cqup12qup-uart13-defaultUppinmux>gpio107gpio108Cqup13qup-uart14-defaultUupinmux>gpio31gpio32Cqup14qup-uart15-defaultUxpinmux>gpio83gpio84Cqup15quat_mi2s_sleepmux>gpio58gpio59Cgpioconfig>gpio58gpio59Yh�quat_mi2s_activemux>gpio58gpio59 Cqua_mi2sconfig>gpio58gpio59Yw�quat_mi2s_sd0_sleepmux>gpio60Cgpioconfig>gpio60Yh�quat_mi2s_sd0_activemux>gpio60 Cqua_mi2sconfig>gpio60Ywquat_mi2s_sd1_sleepmux>gpio61Cgpioconfig>gpio61Yh�quat_mi2s_sd1_activemux>gpio61 Cqua_mi2sconfig>gpio61Ywquat_mi2s_sd2_sleepmux>gpio62Cgpioconfig>gpio62Yh�quat_mi2s_sd2_activemux>gpio62 Cqua_mi2sconfig>gpio62Ywquat_mi2s_sd3_sleepmux>gpio63Cgpioconfig>gpio63Yh�quat_mi2s_sd3_activemux>gpio63 Cqua_mi2sconfig>gpio63Ywap-suspend-l-hog� ~�ap-edp-bkltenU�pinmux>gpio37Cgpiopinconf>gpio37Ywbios-flash-wp-r-lU�pinmux>gpio128Cgpio�pinconf>gpio128wec-ap-int-lUapinmux>gpio122Cgpio�pinconf>gpio122Ledp-brij-enU>pinmux>gpio102Cgpiopinconf>gpio102Ywedp-brij-irqU?pinmux>gpio10Cgpiopinconf>gpio10Yhen-pp3300-dx-edpU�pinmux>gpio43Cgpiopinconf>gpio43Ywh1-ap-int-odlULpinmux>gpio129Cgpio�pinconf>gpio129Lpen-eject-odlU�pinmux>gpio119CgpioLpen-irq-lUdpinmux>gpio24Cgpiopinconf>gpio24wpen-pdct-lUepinmux>gpio63Cgpiopinconf>gpio63wpen-rst-lUfpinmux>gpio23Cgpiopinconf>gpio23wY�sdc2-clkU�pinconf >sdc2_clkwYsdc2-cmdU�pinconf >sdc2_cmdLYsdc2-dataU�pinconf >sdc2_dataLYsd-cd-odlU�pinmux>gpio44Cgpiopinconf>gpio44Lts-int-lUrpinmux>gpio125Cgpiopinconf>gpio125Lts-reset-lUspinmux>gpio118Cgpiopinconf>gpio118wYap_suspend_l_assertU�config>gpio126CgpiowY�ap_suspend_l_deassertU�config>gpio126CgpiowY�remoteproc@40800002qcom,sdm845-mss-pil "H �qdsp6rmbL� �����0�wdogfatalreadyhandoverstop-ackshutdown-ack@�*$*'**%*(*&*@ 2�ifacebusmemgpll0_msssnoc_aximnoc_axiprngxo"�0stop��� �mss_restartpdc_reset��0P@W222 �cxmxmssFokay�%�%$mba�mpss�glink-edge ��MmodemSc$ clock-controller@50900002qcom,sdm845-gpucc" ���C� ** 8�bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_srcU�stm@6002000 2arm,coresight-stmarm,primecell " (�stm-basestm-stimulus-base�" �apb_pclkout-portsportendpointJ�U�funnel@6041000+2arm,coresight-dynamic-funnelarm,primecell"�" �apb_pclkout-portsportendpointJ�U�in-ports port@7"endpointJ�U�funnel@6043000+2arm,coresight-dynamic-funnelarm,primecell"0�" �apb_pclkout-portsportendpointJ�U�in-ports port@5"endpointJ�U�funnel@6045000+2arm,coresight-dynamic-funnelarm,primecell"P�" �apb_pclkout-portsportendpointJ�U�in-ports port@0"endpointJ�U�port@2"endpointJ�U�replicator@6046000/2arm,coresight-dynamic-replicatorarm,primecell"`�" �apb_pclkout-portsportendpointJ�U�in-portsportendpointJ�U�etf@6047000 2arm,coresight-tmcarm,primecell"p�" �apb_pclkout-portsportendpointJ�U�in-ports port@1"endpointJ�U�etr@6048000 2arm,coresight-tmcarm,primecell"��" �apb_pclk�in-portsportendpointJ�U�etm@7040000"2arm,coresight-etm4xarm,primecell"��" �apb_pclk�out-portsportendpointJ�U�etm@7140000"2arm,coresight-etm4xarm,primecell"��" �apb_pclk�out-portsportendpointJ�U�etm@7240000"2arm,coresight-etm4xarm,primecell"$��" �apb_pclk�out-portsportendpointJ�U�etm@7340000"2arm,coresight-etm4xarm,primecell"4��" �apb_pclk�out-portsportendpointJ�U�etm@7440000"2arm,coresight-etm4xarm,primecell"D��" �apb_pclk�out-portsportendpointJ�U�etm@7540000"2arm,coresight-etm4xarm,primecell"T��" �apb_pclk�out-portsportendpointJ�U�etm@7640000"2arm,coresight-etm4xarm,primecell"d��" �apb_pclk�out-portsportendpointJ�U�etm@7740000"2arm,coresight-etm4xarm,primecell"t��" �apb_pclk�out-portsportendpointJ�U�funnel@7800000+2arm,coresight-dynamic-funnelarm,primecell"��" �apb_pclkout-portsportendpointJ�U�in-ports port@0"endpointJ�U�port@1"endpointJ�U�port@2"endpointJ�U�port@3"endpointJ�U�port@4"endpointJ�U�port@5"endpointJ�U�port@6"endpointJ�U�port@7"endpointJ�U�funnel@7810000+2arm,coresight-dynamic-funnelarm,primecell"��" �apb_pclkout-portsportendpointJ�U�in-portsportendpointJ�U�mmc@8804000$2qcom,sdm845-sdhciqcom,sdhci-msm-v5"�@����hc_irqpwr_irq�*h*i �ifacecorexo �%�W2��Fokay�default����� � � $@,opp-table2operating-points-v2U�opp-9600000��|�+opp-19200000�$��,opp-100000000����-opp-201500000� �`��opp-table-qspi2operating-points-v2U�opp-19200000�$��+opp-100000000����,opp-150000000��р�-opp-300000000���.spi@88df0002qcom,sdm845-qspiqcom,qspi-v1"��  �R�*�*� �ifacecoreW2��Fokay�default ����flash@02jedec,spi-nor"Z}x@ - >slim@171c00002qcom,slim-ngd-v2.1.0"� �� Ox bpFokay ������rxtxtx2rx2 �% ngd@1" ifd@0 2slim217,250"U�codec@1 2slim217,250" m�� �@62���|�mclk zw@ �w@ �w@ �w@ U�gpio-controller@422qcom,wcd9340-gpio��"Bswm@c852qcom,soundwire-v1.3.0" �@�� � � �??     %����iface lmh@17d708002qcom,sdm845-lmh"� �! 8 =�� \q$ {s2U�lmh@17d788002qcom,sdm845-lmh"׈ �  8 =�� \q$ {s2U�soundphy@88e2000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy"� Fokay2�*�  �cfg_ahbref�* ��;�� �� � � � U�phy@88e3000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy"�0Fokay2�*�  �cfg_ahbref�*  ��;�� �� � �U�phy@88e90002qcom,sdm845-qmp-usb3-phy "����� Fdisabled & �*�*�*�*��auxcfg_ahbrefcom_aux�** �phycommonphy@88e9200`"��(������(�����2�*��pipe0�usb3_phy_pipe_clk_srcphy@88eb0002qcom,sdm845-qmp-usb3-uni-phy"���Fokay & �*�*�*�*��auxcfg_ahbrefcom_aux�** �phycommon���phy@88eb200@"��(�������p�2�*��pipe0�usb3_uni_phy_pipe_clk_srcU�usb@a6f88002qcom,sdm845-dwc3qcom,dwc3" o�Fokay &x(�* *�**�*�#�cfg_noccoreifacesleepmock_utmi *�*�$��р0�����2�hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irqW*�*0�W0)�usb-ddrapps-usb usb@a600000 2snps,dwc3" `� �� �%@ 6 O�� usb2-phy gperipheral ohigh-speedusb@a8f88002qcom,sdm845-dwc3qcom,dwc3" ��Fokay &x(�* *�**�*�#�cfg_noccoreifacesleepmock_utmi *�*�$��р0�����2�hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irqW*�*0�W0*�usb-ddrapps-usbusb@a800000 2snps,dwc3" �� �� �%` 6 O���usb2-phyusb3-phy ghostvideo-codec@aa000002qcom,sdm845-venus-v2" �� �� W���2�venusvcodec0vcodec1cx��8�� �� ����A�coreifacebusvcodec0_corevcodec0_busvcodec1_corevcodec1_bus�%�%��0��0+�video-memcpu-cfgFokayvideo-core02venus-decodervideo-core12venus-encoderopp-table2operating-points-v2U�opp-100000000����+opp-200000000� ���,opp-320000000���-opp-380000000��W��opp-444000000�v��.opp-533000097�����video-firmware �%�clock-controller@ab000002qcom,sdm845-videocc" �� �bi_tcxo�C�U�camss@a000002qcom,sdm845-camss�" �0 ˠ ̀ �P �` �p ƀ ��@ �`@ �@@E�csid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_litex�����������E�csid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_liteW��� ��� � �%�&�,�-�2�3�� � �� �������**�R�S�!�"�$�#�(�)�+�*�/�1�0��camnoc_axicpas_ahbcphy_rx_srccsi0csi0_srccsi1csi1_srccsi2csi2_srccsiphy0csiphy0_timercsiphy0_timer_srccsiphy1csiphy1_timercsiphy1_timer_srccsiphy2csiphy2_timercsiphy2_timer_srccsiphy3csiphy3_timercsiphy3_timer_srcgcc_camera_ahbgcc_camera_axislow_ahb_srcsoc_ahbvfe0_axivfe0vfe0_cphy_rxvfe0_srcvfe1_axivfe1vfe1_cphy_rxvfe1_srcvfe_litevfe_lite_cphy_rxvfe_lite_src0�%%% %  Fdisabledports cci@ac4a0002qcom,sdm845-cci " Ġ@ ��W�0���S�R� ��5�camnoc_axisoc_ahbslow_ahb_srccpas_ahbccicci_src ��Ĵ<4`�defaultsleep���$�� Fdisabledi2c-bus@0"�B@ i2c-bus@1"�B@ clock-controller@ad000002qcom,sdm845-camcc" ���C� �bi_tcxoU�opp-table-dsi2operating-points-v2U�opp-19200000�$��+opp-180000000� ���,opp-275000000�d*��-opp-328580000������opp-358000000�V���.mdss@ae000002qcom,sdm845-mdss" ��mdssW����  �ifacecore �S20����mdp0-memmdp1-mem�%�% �Fokay &U�display-controller@ae010002qcom,sdm845-dpu " �� �  �mdpvbif(�*��� ��gcc-busifacebuscorevsync �$���W2��ports port@0"endpointJ�U�port@1"endpointJ�U�opp-table2operating-points-v2U�opp-19200000�$��+opp-171428571� 7���,opp-344000000����opp-430000000��G��.dsi@ae940002qcom,mdss-dsi-ctrl" �@ �dsi_ctrl��0�������$�bytebyte_intfpixelcoreifacebus �� }����W2��dsiFokay  ��ports port@0"endpointJ�U�port@1"endpointJ� �UCdsi-phy@ae944002qcom,dsi-phy-10nm0" �D �F� �J��dsi_phydsi_phy_lanedsi_pll�2��  �ifacerefFokay �U�dsi@ae960002qcom,mdss-dsi-ctrl" �` �dsi_ctrl��0����� ��$�bytebyte_intfpixelcoreifacebus �� }����W2��dsi Fdisabled ports port@0"endpointJ�U�port@1"endpointdsi-phy@ae964002qcom,dsi-phy-10nm0" �d �f� �j�dsi_phydsi_phy_lanedsi_pll�2��  �ifaceref FdisabledU�gpu@50000002qcom,adreno-630.2qcom,adreno " ��kgsl_3d0_reg_memorycx_mem �,���� ����gfx-memFokayopp-table2operating-points-v2U�opp-710000000�*Q�� ���n�opp-675000000�(;�� ���n�opp-596000000�#�= �@�^��opp-520000000��� ��^��opp-414000000��#� ���>�opp-342000000�b�� ���)��opp-257000000�Q�@ �@�%�iommu@5040000!2qcom,sdm845-smmu-v2qcom,smmu-v2" � �x���lmnopqrs�*!* �busifaceW�U�gmu@506a000&2qcom,adreno-gmu-630.2qcom,adreno-gmu0"� ( H�gmugmu_pdcgmu_pdc_seq�01�hfigmu ���**!�gmucxoaximemnocW���cxgx����FokayU�opp-table2operating-points-v2U�opp-400000000�ׄ ��opp-200000000� �� �0clock-controller@af000002qcom,sdm845-dispcc" �@� **������bi_tcxogcc_disp_gpll0_clk_srcgcc_disp_gpll0_div_clk_srcdsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdsi1_phy_pll_out_byteclkdsi1_phy_pll_out_dsiclkdp_link_clk_divsel_tendp_vco_divided_clk_src_mux��CU�interrupt-controller@b2200002qcom,sdm845-pdcqcom,pdc" "$ ��^^asv2U�reset-controller@b2e00002qcom,sdm845-pdc-global" .�U�thermal-sensor@c263000 2qcom,sdm845-tsensqcom,tsens-v2 " &0� " � � ����uplowcritical U�thermal-sensor@c265000 2qcom,sdm845-tsensqcom,tsens-v2 " &P� "0� �����uplowcritical U�reset-controller@c2a00002qcom,sdm845-aoss-cc" *�U�power-controller@c300000#2qcom,sdm845-aoss-qmpqcom,aoss-qmp" 0 ��c$�U"cx�ebi�sram@c3f00002qcom,sdm845-rpmh-stats" ?spmi@c4400002qcom,spmi-pmic-arbP" D ``p @�`�corechnlsobsrvrintrcnfg �periph_irq ���  2 +pmic@42qcom,pm8005qcom,spmi-pmic" gpios@c000 2qcom,pm8005-gpioqcom,spmi-gpio"�� ��2.SLBU�pmic@52qcom,pm8005qcom,spmi-pmic" regulators2qcom,pm8005-regulatorspmic@02qcom,pm8998qcom,spmi-pmic" pon@8002qcom,pm8998-pon" 6 Fpwrkey2qcom,pm8941-pwrkey� T= L ]t Fdisabledtemp-alarm@24002qcom,spmi-temp-alarm"$�$ h� tthermal U�coincell@28002qcom,pm8941-coincell"( Fdisabledadc@31002qcom,spmi-adc-rev2"1�1  �U�adc-chan@6" Mdie_tempadc-chan@4d"M Msdm_tempadc-chan@4e"N Mquiet_tempadc-chan@4f"O Mlte_temp_1adc-chan@50"P Mlte_temp_2adc-chan@51"Q Mcharger_tempadc-tm@34002qcom,spmi-adc-tm-hc"4�4   Fdisabledrtc@60002qcom,pm8941-rtc"`a �rtcalarm�agpios@c000 2qcom,pm8998-gpioqcom,spmi-gpio"�� ��2@.SW_CTRLCFG_OPT1WCSS_PWR_REQCFG_OPT2SLBU�pmic@12qcom,pm8998qcom,spmi-pmic" sram@146bf000#2qcom,sdm845-imemsysconsimple-mfd"k� &k�pil-reloc@94c2qcom,pil-reloc-info" L�iommu@15000000!2qcom,sdm845-smmu-500arm,mmu-500" � � �A`abcdefghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWU%clock-controller@170140002qcom,sdm845-lpasscc "@�0 �ccqdsp6ss�Fokayinterconnect@179000002qcom,sdm845-gladiator-noc"�Ѐ=Q{Uwatchdog@17980000#2qcom,apss-wdt-sdm845qcom,kpss-wdt"��' �mailbox@179900002qcom,sdm845-apss-shared"� �U$rsc@179c0000 Mapps_rsc2qcom,rpmh-rsc0"����drv-0drv-1drv-2$� �  � �bcm-voter2qcom,bcm-voterU{clock-controller2qcom,sdm845-rpmh-clk��xo��U power-controller2qcom,sdm845-rpmhpdC��U2opp-table2operating-points-v2U�opp1 �opp2 �0U+opp3 �@U,opp4 ��U-opp5 ��U�opp6 �U.opp7 �@opp8 �Popp9 ��U�opp10 ��pm8998-rpmh-regulators2qcom,pm8998-rpmh-regulators �a �� �� �� � � "� 0� >� L� Z� i� x� �� �� �� �� �� �� ����-�D�W�j�}��Asmps2������smps3��@��@U�smps5� �� �U�smps7� �����U�ldo1� m�� m��Uldo2�O��O���UBldo3�B@�B@�ldo5� 5� 5�U�ldo6�R�R�ldo7�w@�w@�UQldo8�O�� �ldo9�w@�w@�Uhldo10�w@�w@�ldo11�B@����ldo12�w@�w@�U�ldo13�w@�-*��U�ldo14�w@�w@�ldo15�w@�w@�ldo16�)B��)B��ldo17�������URldo18�)B��-*��ldo19�-��-��ldo20�)B��-*��U}ldo21�)B��-*��U�ldo22�2j@�2j@�ldo23�-���2���ldo24�/��/��U�ldo25�2j@�2j@�USldo26�O��O��U�ldo28�-��-��Uglvs1�w@�w@lvs2�w@�w@pm8005-rpmh-regulators2qcom,pm8005-rpmh-regulators �c �� �� �� �smps3� '�� '�interrupt-controller@17a00000 2arm,gic-v3 &2 "�� � Umsi-controller@17a400002arm,gic-v3-its� "� Fdisableddma-controller@171840002qcom,bam-v1.7.0�"@� ����! �%U�timer@17c90000 & 2arm,armv7-timer-mem"�frame@17ca0000.�"��frame@17cc0000. �"� Fdisabledframe@17cd0000. � "� Fdisabledframe@17ce0000. � "� Fdisabledframe@17cf0000. � "� Fdisabledframe@17d00000. � "� Fdisabledframe@17d10000. � "� Fdisabledinterconnect@17d410002qcom,sdm845-osm-l3"�� *� �xoalternate=Ucpufreq@17d430002qcom,cpufreq-hw "�0�X�freq-domain0freq-domain1���� *� �xoalternate;Uwifi@188000002qcom,wcn3990-wifiFokay"���membase��cxo_ref_clk_pin� �������������� �%@N�cQuR�Sthermal-zonescpu0-thermal������tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalcpu1-thermal������tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalcpu2-thermal������tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalcpu3-thermal������tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalcpu4-thermal������tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalcpu5-thermal������tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalcpu6-thermal������ tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalcpu7-thermal������ tripstrip-point0�_���passivetrip-point1�s��passivecpu_crit����� criticalaoss0-thermal������tripstrip-point0�_���hotcluster0-thermal������tripstrip-point0�_���hotcluster0_crit����� criticalcluster1-thermal������tripstrip-point0�_���hotcluster1_crit����� criticalgpu-top-thermal������ tripstrip-point0�_���hotgpu-bottom-thermal������ tripstrip-point0�_���hotaoss1-thermal������tripstrip-point0�_���hotq6-modem-thermal������tripstrip-point0�_���hotmem-thermal������tripstrip-point0�_���hotwlan-thermal������tripstrip-point0�_���hotq6-hvx-thermal������tripstrip-point0�_���hotcamera-thermal������tripstrip-point0�_���hotvideo-thermal������tripstrip-point0�_���hotmodem-thermal������tripstrip-point0�_���hotpm8998-thermal������tripspm8998-alert0��(��passivepm8998-crit��H�� criticalbacklight2pwm-backlight�� @%���default��U�ppvar-sys-regulator2regulator-fixed �ppvar_sys�U�src-vph-pwr-regulator2regulator-fixed �src_vph_pwr��U�pp5000-a-regulator2regulator-fixed �pp5000_a��LK@�LK@�src-vreg-bob-regulator2regulator-fixed �src_vreg_bob��5g��5g��U�pp3300-dx-edp-regulator2regulator-fixed�pp3300_dx_edp�5g��5g� $@+)�default���U�pm8998-smps42regulator-fixed�src_pp1800_s4a�w@�w@��UAgpio-keys 2gpio-keys�default��switch-pen-insert MPen Insert  @w ]<Mpanel2innolux,p120zdg-bf1��[�CportsportendpointJ�UDpp3500-a-vbob-regulator2regulator-fixed �vreg_bob��5g��5g��U� interrupt-parent#address-cells#size-cellsmodelcompatiblei2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11i2c12i2c13i2c14i2c15spi0spi1spi2spi3spi4spi5spi6spi7spi8spi9spi10spi11spi12spi13spi14spi15bluetooth0hsuart0serial0wifi0stdout-pathdevice_typeregrangesno-maphwlocksqcom,client-idqcom,vmidphandleenable-methodcapacity-dmips-mhzdynamic-power-coefficientqcom,freq-domainoperating-points-v2interconnects#cooling-cellsnext-level-cachecpu-idle-statescpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-sharedopp-hzopp-peak-kBpsinterrupts#clock-cellsclock-frequencyclock-output-namesinterrupts-extendedinterrupt-namesclocksclock-namesmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesstatuslabelqcom,remote-pidmboxesqcom,glink-channelsqcom,domainqcom,intentsqcom,protection-domain#sound-dai-cellsiommusqcom,non-secure-domainqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#power-domain-cellspower-domainsdomain-idle-statesdma-ranges#reset-cellsbitsrequired-opps#dma-cellsdma-channelsdma-channel-maskinterconnect-namespinctrl-namespinctrl-0dmasdma-namesenable-gpiosvpll-supplyvccio-supplyvcca-supplyvcc-supplyno-hpdremote-endpointspi-max-frequencyvddio-supplyvddxo-supplyvddrf-supplyvddch0-supplymax-speed#pwm-cellsgoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapvdd-supplyvddl-supplypost-power-on-delay-mshid-descr-addrvcc33-supplyreset-gpiosreg-nameslinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapiommu-mapresetsreset-namesphysphy-namesassigned-clocksassigned-clock-rates#phy-cells#interconnect-cellsqcom,bcm-voterslanes-per-directionfreq-table-hzvcc-max-microampvdda-phy-supplyvdda-pll-supplyqcom,eeqcom,controlled-remotelymodem-init#hwlock-cellsgpio-controller#gpio-cellsgpio-rangeswakeup-parentpinctrl-1gpio-line-namespinsfunctionbias-pull-updrive-strengthbias-pull-downbias-disableinput-enableoutput-highgpio-hogoutput-lowqcom,halt-regspower-domain-namesarm,scatter-gatherarm,coresight-loses-context-with-cpuvmmc-supplyvqmmc-supplycd-gpiosspi-tx-bus-widthspi-rx-bus-widthqcom,apps-ch-pipesqcom,ea-pcslim-ifc-devqcom,micbias1-microvoltqcom,micbias2-microvoltqcom,micbias3-microvoltqcom,micbias4-microvoltqcom,dout-portsqcom,din-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2cpusqcom,lmh-temp-arm-millicelsiusqcom,lmh-temp-low-millicelsiusqcom,lmh-temp-high-millicelsiusnvmem-cellsvdda-phy-dpdm-supplyqcom,imp-res-offset-valueqcom,hstx-trim-valueqcom,preemphasis-levelqcom,preemphasis-widthqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkdr_modemaximum-speedassigned-clock-parentsvdda-supplydata-lanesvdds-supplyqcom,gmuopp-level#iommu-cells#global-interruptsqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,channelcell-indexmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cells#mbox-cellsqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-s11-supplyvdd-s12-supplyvdd-s13-supplyvdd-l1-l27-supplyvdd-l2-l8-l17-supplyvdd-l3-l11-supplyvdd-l4-l5-supplyvdd-l6-supplyvdd-l7-l12-l14-l15-supplyvdd-l9-supplyvdd-l10-l23-l25-supplyvdd-l13-l19-l21-supplyvdd-l16-l28-supplyvdd-l18-l22-supplyvdd-l20-l24-supplyvdd-l26-supplyvin-lvs-1-2-supplyregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-always-onmsi-controller#msi-cellsnum-channelsqcom,num-eesframe-number#freq-domain-cellsvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresispwmspower-supplyregulator-nameregulator-boot-onvin-supplygpioenable-active-highlinux,input-typewakeup-sourcebacklight