� ��8 ((� � .,ARM Corstone1000 FVP (Fixed Virtual Platform)2arm,corstone1000-fvpaliases=/soc/serial@1a510000E/soc/serial@1a520000chosenMserial0:115200n8cpus cpu@0Ycpu2arm,cortex-a35eimemory@88200000Ymemorye� w�interrupt-controller@1c000000 2arm,gic-400z� e� ��  � �l2-cache02cache���@��refclk100mhz 2fixed-clock���� apb_pclk�refclk24mhzx2 2fixed-clock���lsmclk�timer2arm,armv8-timer0�   uartclk 2fixed-clock�����uartclk�psci2arm,psci-1.0arm,psci-0.2smcsoc 2simple-bus timer@1a2200002arm,armv7-timer-meme" ����frame@1a230000# �e#serial@1a5100002arm,pl011arm,primecelleQ �07uartclkapb_pclkserial@1a5200002arm,pl011arm,primecelleR �07uartclkapb_pclkmailbox@1b8200002arm,mhuv2-txarm,primecelle�0 7apb_pclk �-COcokay jdisabledmailbox@1b8300002arm,mhuv2-rxarm,primecelle�0 7apb_pclk �.COcokay jdisabledethernet@40100002smsc,lan91c111e@qmii �tzfixed_v3_3d2regulator-fixed �vmmc_supply�2Z��2Z���mmc@403000002arm,pl18xarm,primecelle@0 �u���07smclkapb_pclkmmc@500000002arm,pl18xarm,primecelleP �s���07smclkapb_pclk interrupt-parent#address-cells#size-cellsmodelcompatibleserial0serial1stdout-pathdevice_typeregnext-level-cache#interrupt-cellsinterrupt-controllerinterruptsphandlecache-levelcache-sizecache-line-sizecache-sets#clock-cellsclock-frequencyclock-output-namesmethodrangesframe-numberclocksclock-names#mbox-cellsarm,mhuv2-protocolssecure-statusphy-modereg-io-widthregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onmax-frequencyvmmc-supply