Ð þí/Ö8,<(š,)Qualcomm Technologies, Inc. IPQ8074-HK01qcom,ipq8074-hk01qcom,ipq8074 ,clockssleep_clk fixed-clock=€MZxo fixed-clock=$øMZcpus cpu@0bcpuarm,cortex-a53nrƒpscicpu@1bcpuarm,cortex-a53ƒpscinrcpu@2bcpuarm,cortex-a53ƒpscinrcpu@3bcpuarm,cortex-a53ƒpscinrl2-cachecache‘Zpmuarm,cortex-a53-pmu psci arm,psci-1.0Šsmcsoc ¨ÿÿÿÿ simple-busphy@58000qcom,ipq8074-qmp-usb3-phyn€ÄM ¨¯‚†¶auxcfg_ahbrefÂ,- ÉphycommonÕokaylane@58200 n‚0„ˆø†Dܯ‡¶pipe0çusb3phy_1_cc_pipe_clkZphy@59000qcom,ipq8074-qusb2-phyn€Ü ¯† ¶cfg_ahbrefÂ0ÕokayZphy@78000qcom,ipq8074-qmp-usb3-phyn€ÄM ¨¯{¶auxcfg_ahbrefÂ)* ÉphycommonÕokaylane@78200 n‚0„ˆø†Dܯ€¶pipe0çusb3phy_0_cc_pipe_clkZphy@79000qcom,ipq8074-qusb2-phyn€Ü ¯ ¶cfg_ahbrefÂ/ÕokayZ phy@84000qcom,ipq8074-qmp-gen3-pcie-phyn@¼ ¨¯po ¶auxcfg_ahbÂNO ÉphycommonÕokayphy@84200 nBlDHðLôÜM¯s¶pipe0çpcie20_phy0_pipe_clkZphy@8e000qcom,ipq8074-qmp-pcie-phynàÄ ¨¯vu ¶auxcfg_ahbÂRS ÉphycommonÕokayphy@8e200nâ0äèøÜM¯y¶pipe0çpcie20_phy1_pipe_clkZpinctrl@1000000qcom,ipq8074-pinctrln0 Ðú F"7Zserial4-pinmuxHgpio23gpio24 Mblsp4_uart1VeZi2c-0-pinmuxHgpio42gpio43 Mblsp1_i2cVeZ spi-0-pinsHgpio38gpio39gpio40gpio41 Mblsp0_spiVeZ hsuart-pinsHgpio46gpio47gpio48gpio49 Mblsp2_uartVeZqpic-pinsbHgpio1gpio3gpio4gpio5gpio6gpio7gpio8gpio10gpio11gpio12gpio13gpio14gpio15gpio16gpio17MqpicVeZ gcc@1800000qcom,gcc-ipq8074n€MrZsdhci@7824900qcom,sdhci-msm-v4n‚I‚@hc_memcore_mem{Š‰hc_irqpwr_irq¯‰Š¶xoifacecore™ã`§´ÃÒÕokaydma@7884000qcom,bam-v1.7.0nˆ@° bam_clkÜçZserial@78af000%qcom,msm-uartdm-v1.4qcom,msm-uartdmnŠð k¯" ¶coreiface Õdisabledserial@78b1000%qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹ 2¯$ ¶coreifaceïôtxrxþdefaultÕokayserial@78b3000%qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹0 4¯& ¶coreifaceþdefaultÕokayspi@78b5000qcom,spi-qup-v2.2.1 n‹P _úð€¯ ¶coreifaceï  ôtxrxþ defaultÕokaym25p80@0 jedec,spi-nornúð€i2c@78b6000qcom,i2c-qup-v2.2.1 n‹` `¯ ¶ifacecore=€ïôrxtxþ defaultÕokayi2c@78b7000qcom,i2c-qup-v2.2.1 n‹p a¯ ¶ifacecore=† ïôrxtx Õdisableddma@7984000qcom,bam-v1.7.0n˜@  ’¯)¶bam_clkÜçÕokayZ nand-controller@79b0000qcom,ipq8074-nandn› ¯*) ¶coreaonï   ôtxrxcmdþ defaultÕokaynand@0n(:Musb@8af8800 qcom,dwc3n¯ˆ ¨ ¯|}~#¶sys_noc_aximastersleepmock_utmi\|}~ lòtPòtP$øÂ+Õokaydwc3@8a00000 snps,dwc3n Í Œ †usb2-phyusb3-phyŸ·Ëäýhostusb@8cf8800 qcom,dwc3nψ ¨ ¯ƒ„ˆ…#¶sys_noc_aximastersleepmock_utmi\ƒ„… lòtPòtP$øÂ.Õokaydwc3@8c00000 snps,dwc3nÀÍ c†usb2-phyusb3-phyŸ·Ëäýhostinterrupt-controller@b000000qcom,msm-qgic2"7n  Ztimerarm,armv8-timer0watchdog@b017000qcom,kpss-wdtn p ¯timer@b120000 ¨arm,armv7-timer-memn =$øframe@b120000n   frame@b123000 n 0 Õdisabledframe@b124000 n @ Õdisabledframe@b125000 n P Õdisabledframe@b126000 n ` Õdisabledframe@b127000 n p Õdisabledframe@b128000 n € Õdisabledpci@10000000qcom,pcie-ipq8074 n ¨€ dbielbiparfconfigbpci/ÿ9 †pciephy0¨ ‚""Þ U‰msi7C€VŽ‘(¯zwxuv¶ifaceaxi_maxi_sahbaux8Â|}~€‚/Épipesleepstickyaxi_maxi_sahbaxi_m_stickyÕokay d:pci@20000000qcom,pcie-ipq8074-gen3(n   ¨ @ dbielbiatuparfconfigbpci/ÿ9o †pciephy0¨ ‚ " "Þ 4‰msi7C€VKNOS(¯tqràâ#¶ifaceaxi_maxi_saxi_bridgerchng@Âuvwxyz{ƒ<Épipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_stickyÕokay d=aliases~/soc/serial@78b3000†/soc/serial@78b1000chosenŽserial0memory@40000000bmemoryn@  modelcompatible#address-cells#size-cellsinterrupt-parentclock-frequency#clock-cellsphandledevice_typeregnext-level-cacheenable-methodcache-levelinterruptsrangesclocksclock-namesresetsreset-namesstatus#phy-cellsclock-output-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-disable#reset-cellsreg-namesinterrupt-namesmax-frequencymmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vbus-width#dma-cellsqcom,eedmasdma-namespinctrl-0pinctrl-namesspi-max-frequencynand-ecc-strengthnand-ecc-step-sizenand-bus-widthassigned-clocksassigned-clock-ratesphysphy-namestx-fifo-resizesnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modetimeout-secframe-numberlinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapperst-gpiomax-link-speedserial0serial1stdout-path