� ���8�( �� ',Qualcomm Technologies, Inc. SC7180 IDP2qcom,sc7180-idpqcom,sc7180chosen=serial0:115200n8aliases!I/soc@0/geniqup@8c0000/i2c@880000!N/soc@0/geniqup@8c0000/i2c@884000!S/soc@0/geniqup@8c0000/i2c@888000!X/soc@0/geniqup@8c0000/i2c@88c000!]/soc@0/geniqup@8c0000/i2c@890000!b/soc@0/geniqup@8c0000/i2c@894000!g/soc@0/geniqup@ac0000/i2c@a80000!l/soc@0/geniqup@ac0000/i2c@a84000!q/soc@0/geniqup@ac0000/i2c@a88000!v/soc@0/geniqup@ac0000/i2c@a8c000!{/soc@0/geniqup@ac0000/i2c@a90000!�/soc@0/geniqup@ac0000/i2c@a94000!�/soc@0/geniqup@8c0000/spi@880000!�/soc@0/geniqup@8c0000/spi@884000!�/soc@0/geniqup@8c0000/spi@88c000!�/soc@0/geniqup@8c0000/spi@894000!�/soc@0/geniqup@ac0000/spi@a80000!�/soc@0/geniqup@ac0000/spi@a88000!�/soc@0/geniqup@ac0000/spi@a90000!�/soc@0/geniqup@ac0000/spi@a94000/�/soc@0/geniqup@8c0000/serial@88c000/wcn3990-bt$�/soc@0/geniqup@8c0000/serial@88c000$�/soc@0/geniqup@ac0000/serial@a88000�/soc@0/wifi@18800000clocksxo-board 2fixed-clock�I����sleep-clk 2fixed-clock����#reserved-memory �memory@80820000��� 2qcom,cmd-dbmemory@80900000��� �memory@80b00000���memory@844000002qcom,rmtfs-mem��`� memory@86000000����ememory@8ec00000���Pmemory@8f600000��`P��memory@94100000�� ��memory@94400000��@ �dcpus cpu@0"cpu 2qcom,kryo468�.psci <L_dy(�� �� �l2-cache2cache� � l3-cache2cache� cpu@100"cpu 2qcom,kryo468�.psci <L_d� y(��� �l2-cache2cache� � cpu@200"cpu 2qcom,kryo468�.psci <L_d� y(��� �l2-cache2cache� � cpu@300"cpu 2qcom,kryo468�.psci <L_d�y(��� �l2-cache2cache� �cpu@400"cpu 2qcom,kryo468�.psci <L_d�y(��� �l2-cache2cache� �cpu@500"cpu 2qcom,kryo468�.psci <L_d�y(��� �l2-cache2cache� �cpu@600"cpu 2qcom,kryo468�.psci <L�_��y(��� �l2-cache2cache� �cpu@700"cpu 2qcom,kryo468�.psci <L�_��y(��� �l2-cache2cache� �cpu-mapcluster0core0�core1�core2�core3�core4�core5�core6�core7�idle-states�pscicpu-sleep-0-02arm,idle-state�little-power-down�@%�%�6�cpu-sleep-0-12arm,idle-state�little-rail-power-down�@��%�6�cpu-sleep-1-02arm,idle-state�big-power-down�@ �%�6�cpu-sleep-1-12arm,idle-state�big-rail-power-down�@>%�6�cluster-sleep-02arm,idle-state�cluster-power-down�@4D ��%&�6�cpu0_opp_table2operating-points-v2G�opp-300000000R�YO�I>opp-576000000R"UYO�I>opp-768000000R-��YO�I>opp-1017600000R<�XY����opp-1248000000RJb�Y!b���opp-1324800000RN��Y!b���opp-1516800000RZh�Y.��opp-1612800000R`!`Y.��opp-1708800000Re�8Y.��opp-1804800000Rk�Y>�V0cpu6_opp_table2operating-points-v2G�opp-300000000R�Y!b���opp-652800000R&��Y!b���opp-825600000R15�Y!b���opp-979200000R:]hY!b���opp-1113600000RB`0Y!b���opp-1267200000RK��Y>���opp-1555200000R\�xY>��opp-1708800000Re�8Y^��'Popp-1843200000Rm�Y^��'Popp-1900800000RqK�Y^��V0opp-1996800000Rw�Y^��V0opp-2112000000R}�Y^��V0opp-2208000000R��hYn�V0opp-2323200000R�y8Yn�V0opp-2400000000R� Y�0 d@memory@80000000"memory��pmu2arm,armv8-pmuv3 gfirmwarescm2qcom,scm-sc7180qcom,scmhwlock2qcom,tcsr-mutex ry� smem 2qcom,smem�� smp2p-cdsp 2qcom,smp2p�^� g@�!��master-kernel�master-kernel�slave-kernel �slave-kernel� smp2p-lpass 2qcom,smp2p��� g��! ��master-kernel�master-kernel�slave-kernel �slave-kernel� smp2p-mpss 2qcom,smp2p��� g��!��master-kernel�master-kernel��fslave-kernel �slave-kernel� �bipa-ap-to-modem�ipa��_ipa-modem-to-ap�ipa� �]psci 2arm,psci-1.05smcsoc@0 � 2simple-busclock-controller@1000002qcom,gcc-sc7180�%""#,bi_tcxobi_tcxo_aosleep_clk�8E�$efuse@784000 2qcom,qfprom@�x@�x�x x`�%$�,core Y%hstx-trim-primary@25b�[d��sdhci@7c4000$2qcom,sc7180-sdhciqcom,sdhci-msm-v5 �|@|P ihccqhci s&`g��zhc_irqpwr_irq%$Y$X ,coreiface0�'(�sdhc-ddrcpu-sdhc�)y*�������okaydefaultsleep*+4,>-J.sdhc1-opp-table2operating-points-v2�*opp-100000000R��W/Y����e���Popp-384000000R�`W0Y '� ��e�>��qup-opp-table2operating-points-v2�6opp-75000000Rxh�W/opp-100000000R��W1opp-128000000R� W2geniqup@8c00002qcom,geni-se-qup��` ,m-ahbs-ahb%$T$U � s&C�33 �qup-coreokayi2c@8800002qcom,geni-i2c��@,se%$:default*4 gY H�33(&'�qup-corequp-configqup-memory disabledspi@8800002qcom,geni-spi��@,se%$:default*5 gY �)y60�33(&�qup-corequp-config disabledserial@8800002qcom,geni-uart��@,se%$:default*7 gY�)y60�33(&�qup-corequp-config disabledi2c@8840002qcom,geni-i2c��@@,se%$<default*8 gZ H�33(&'�qup-corequp-configqup-memory disabledspi@8840002qcom,geni-spi��@@,se%$<default*9 gZ �)y60�33(&�qup-corequp-config disabledserial@8840002qcom,geni-uart��@@,se%$<default*: gZ�)y60�33(&�qup-corequp-config disabledi2c@8880002qcom,geni-i2c���@,se%$>default*; g[ H�33(&'�qup-corequp-configqup-memory disabledserial@8880002qcom,geni-uart���@,se%$>default*< g[�)y60�33(&�qup-corequp-config disabledi2c@88c0002qcom,geni-i2c���@,se%$@default*= g\ H�33(&'�qup-corequp-configqup-memory disabledspi@88c0002qcom,geni-spi���@,se%$@default*> g\ �)y60�33(&�qup-corequp-config disabledserial@88c0002qcom,geni-uart���@,se%$@defaultsleep*?�)y60�33(&�qup-corequp-configokayr\@)4Awcn3990-bt2qcom,wcn3990-bt�B�C�D�E�0�i2c@8900002qcom,geni-i2c��@,se%$Bdefault*F g] H�33(&'�qup-corequp-configqup-memory disabledserial@8900002qcom,geni-uart��@,se%$Bdefault*G g]�)y60�33(&�qup-corequp-config disabledi2c@8940002qcom,geni-i2c��@@,se%$Ddefault*H g^ H�33(&'�qup-corequp-configqup-memory disabledspi@8940002qcom,geni-spi��@@,se%$Ddefault*I g^ �)y60�33(&�qup-corequp-config disabledserial@8940002qcom,geni-uart��@@,se%$Ddefault*J g^�)y60�33(&�qup-corequp-config disabledgeniqup@ac00002qcom,geni-se-qup��` ,m-ahbs-ahb%$V$W � s&��33 �qup-coreokayi2c@a800002qcom,geni-i2c��@,se%$Hdefault*K ga H�33('L�qup-corequp-configqup-memory disabledspi@a800002qcom,geni-spi��@,se%$Hdefault*M ga �)y60�33('�qup-corequp-config disabledserial@a800002qcom,geni-uart��@,se%$Hdefault*N ga�)y60�33('�qup-corequp-config disabledi2c@a840002qcom,geni-i2c��@@,se%$Jdefault*O gb H�33('L�qup-corequp-configqup-memory disabledserial@a840002qcom,geni-uart��@@,se%$Jdefault*P gb�)y60�33('�qup-corequp-config disabledi2c@a880002qcom,geni-i2c���@,se%$Ldefault*Q gc H�33('L�qup-corequp-configqup-memory disabledspi@a880002qcom,geni-spi���@,se%$Ldefault*R gc �)y60�33('�qup-corequp-config disabledserial@a880002qcom,geni-debug-uart���@,se%$Ldefault*S gc�)y60�33('�qup-corequp-configokayi2c@a8c0002qcom,geni-i2c���@,se%$Ndefault*T gd H�33('L�qup-corequp-configqup-memory disabledserial@a8c0002qcom,geni-uart���@,se%$Ndefault*U gd�)y60�33('�qup-corequp-config disabledi2c@a900002qcom,geni-i2c��@,se%$Pdefault*V ge H�33('L�qup-corequp-configqup-memory disabledspi@a900002qcom,geni-spi��@,se%$Pdefault*W ge �)y60�33('�qup-corequp-config disabledserial@a900002qcom,geni-uart��@,se%$Pdefault*X ge�)y60�33('�qup-corequp-config disabledi2c@a940002qcom,geni-i2c��@@,se%$Rdefault*Y gf H�33('L�qup-corequp-configqup-memory disabledspi@a940002qcom,geni-spi��@@,se%$Rdefault*Z gf �)y60�33('�qup-corequp-config disabledserial@a940002qcom,geni-uart��@@,se%$Rdefault*[ gf�)y60�33('�qup-corequp-config disabledinterconnect@15000002qcom,sc7180-config-noc�P���\�(interconnect@16200002qcom,sc7180-system-noc�bp���\�^interconnect@16380002qcom,sc7180-mc-virt�c���\�interconnect@16500002qcom,sc7180-qup-virt�e��\�3interconnect@16e00002qcom,sc7180-aggre1-noc�nP���\�'interconnect@17050002qcom,sc7180-aggre2-noc�pP���\�Linterconnect@170e0002qcom,sc7180-compute-noc�p�`��\interconnect@17400002qcom,sc7180-mmss-noc�t���\��interconnect@1e000002qcom,sc7180-ipa-virt����\ipa@1e400002qcom,sc7180-ipas&@&B0��p�p �@�iipa-regipa-sharedgsi8r7�]](zipagsiipa-clock-queryipa-setup-ready%" ,coreH�LL^ (�memoryimemconfig�__*�ipa-clock-enabled-validipa-clock-enabled` disabledsyscon@1f400002syscon���syscon@1fc00002syscon���ipinctrl@35000002qcom,sc7180-pinctrl0�P0�0�0iwestnorthsouth g�!1� =@xIa�@dp-hot-plug-detpinmuxWgpio117\dp_hotpinconfWgpio117erqspi-clk��pinmuxWgpio63 \qspi_clkpinconfWgpio63eqspi-cs0��pinmuxWgpio68\qspi_cspinconfWgpio68eqspi-cs1pinmuxWgpio72\qspi_csqspi-data01��pinmux-dataWgpio64gpio65 \qspi_datapinconfWgpio64gpio65qspi-data12pinmux-dataWgpio66gpio67 \qspi_dataqup-i2c0-default�4pinmuxWgpio34gpio35\qup00qup-i2c1-default�8pinmux Wgpio0gpio1\qup01qup-i2c2-default�;pinmuxWgpio15gpio16 \qup02_i2cpinconfWgpio15gpio16�equp-i2c3-default�=pinmuxWgpio38gpio39\qup03qup-i2c4-default�FpinmuxWgpio115gpio116 \qup04_i2cpinconfWgpio115gpio116�equp-i2c5-default�HpinmuxWgpio25gpio26\qup05qup-i2c6-default�KpinmuxWgpio59gpio60\qup10qup-i2c7-default�Opinmux Wgpio6gpio7 \qup11_i2cpinconf Wgpio6gpio7�equp-i2c8-default�QpinmuxWgpio42gpio43\qup12qup-i2c9-default�TpinmuxWgpio46gpio47 \qup13_i2cpinconfWgpio46gpio47�equp-i2c10-default�VpinmuxWgpio86gpio87\qup14qup-i2c11-default�YpinmuxWgpio53gpio54\qup15qup-spi0-default�5pinmuxWgpio34gpio35gpio36gpio37\qup00pinconfWgpio34gpio35gpio36gpio37�equp-spi1-default�9pinmuxWgpio0gpio1gpio2gpio3\qup01qup-spi3-default�>pinmuxWgpio38gpio39gpio40gpio41\qup03qup-spi5-default�IpinmuxWgpio25gpio26gpio27gpio28\qup05qup-spi6-default�MpinmuxWgpio59gpio60gpio61gpio62\qup10pinconfWgpio59gpio60gpio61gpio62�equp-spi8-default�RpinmuxWgpio42gpio43gpio44gpio45\qup12qup-spi10-default�WpinmuxWgpio86gpio87gpio88gpio89\qup14pinconfWgpio86gpio87gpio88gpio89�equp-spi11-default�ZpinmuxWgpio53gpio54gpio55gpio56\qup15qup-uart0-default�7pinmuxWgpio34gpio35gpio36gpio37\qup00qup-uart1-default�:pinmuxWgpio0gpio1gpio2gpio3\qup01qup-uart2-default�<pinmuxWgpio15gpio16 \qup02_uartqup-uart3-default�?pinmuxWgpio38gpio39gpio40gpio41\qup03pinconf-ctsWgpio38�pinconf-rtsWgpio39�epinconf-txWgpio40�epinconf-rxWgpio41qup-uart4-default�GpinmuxWgpio115gpio116 \qup04_uartqup-uart5-default�JpinmuxWgpio25gpio26gpio27gpio28\qup05qup-uart6-default�NpinmuxWgpio59gpio60gpio61gpio62\qup10qup-uart7-default�Ppinmux Wgpio6gpio7 \qup11_uartqup-uart8-default�SpinmuxWgpio44gpio45\qup12pinconf-txWgpio44�epinconf-rxWgpio45�qup-uart9-default�UpinmuxWgpio46gpio47 \qup13_uartqup-uart10-default�XpinmuxWgpio86gpio87gpio88gpio89\qup14qup-uart11-default�[pinmuxWgpio53gpio54gpio55gpio56\qup15sdc1-on�+pinconf-clk Wsdc1_clke�pinconf-cmd Wsdc1_cmd� pinconf-data Wsdc1_data� pinconf-rclk Wsdc1_rclk�sdc1-off�,pinconf-clk Wsdc1_clke�pinconf-cmd Wsdc1_cmd�pinconf-data Wsdc1_data�pinconf-rclk Wsdc1_rclk�sdc2-on��pinconf-clk Wsdc2_clke�pinconf-cmd Wsdc2_cmd� pinconf-data Wsdc2_data� pinconf-sd-cdWgpio69�sdc2-off��pinconf-clk Wsdc2_clke�pinconf-cmd Wsdc2_cmd�pinconf-data Wsdc2_data�pinconf-sd-cdWgpio69e�qup-uart3-sleep�ApinmuxWgpio38gpio39gpio40gpio41\gpiopinconf-ctsWgpio38�pinconf-rtsWgpio39�pinconf-txWgpio40pinconf-rxWgpio41remoteproc@40800002qcom,sc7180-mss-pil �@@H iqdsp6rmbLr bbbbb0zwdogfatalreadyhandoverstop-ackshutdown-ack0%$}$�$$�$~"#,ifacebusnavsnoc_aximnoc_axixo �c)))�load_statecxmxmss�de�f�stop�gh �mss_restartpdc_reset�0P@�i��okays&a&D�`glink-edge g��modem��! gpu@50000002qcom,adreno-618.0qcom,adreno�0� �#ikgsl_3d0_reg_memorycx_memcx_dbgc g,sjykl��gfx-memopp-table2operating-points-v2�kopp-800000000R/��Y�0 opp-650000000R&�6�@Yn�opp-565000000R!�7@YR��opp-430000000R�G��YR��opp-355000000R(���Y.�opp-267000000R��@Y.�opp-180000000R ��0Y��iommu@5040000!2qcom,sc7180-smmu-v2qcom,smmu-v2�&xg��lmnopqrs%$&$# ,busiface�m�jgmu@506a000&2qcom,adreno-gmu-618.0qcom,adreno-gmu0�� ) Iigmugmu_pdcgmu_pdc_seqg01zhfigmu %mm$$&,gmucxoaximemnoc�mm�cxgxsjyn�lopp-table2operating-points-v2�nopp-200000000R ��0clock-controller@50900002qcom,sc7180-gpucc� �%"$$$%8,bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src�8E�mstm@6002000 2arm,coresight-stmarm,primecell � (istm-basestm-stimulus-base%c ,apb_pclkout-portsportendpoint9o�qfunnel@6041000+2arm,coresight-dynamic-funnelarm,primecell�%c ,apb_pclkout-portsportendpoint9p�uin-ports port@7�endpoint9q�ofunnel@6042000+2arm,coresight-dynamic-funnelarm,primecell� %c ,apb_pclkout-portsportendpoint9r�vin-ports port@4�endpoint9s��funnel@6045000+2arm,coresight-dynamic-funnelarm,primecell�P%c ,apb_pclkout-portsportendpoint9t�{in-ports port@0�endpoint9u�pport@1�endpoint9v�rreplicator@6046000/2arm,coresight-dynamic-replicatorarm,primecell�`%c ,apb_pclkout-portsportendpoint9w�yin-portsportendpoint9x�~etr@6048000 2arm,coresight-tmcarm,primecell�� s&� %c ,apb_pclkIin-portsportendpoint9y�wfunnel@6b04000+2arm,coresight-dynamic-funnelarm,primecell��@%c ,apb_pclkout-portsportendpoint9z�}in-ports port@7�endpoint9{�tetf@6b05000 2arm,coresight-tmcarm,primecell��P%c ,apb_pclkout-portsportendpoint9|�in-portsportendpoint9}�zreplicator@6b06000/2arm,coresight-dynamic-replicatorarm,primecell��`%c ,apb_pclk\out-portsportendpoint9~�xin-portsportendpoint9�|etm@7040000"2arm,coresight-etm4xarm,primecell��%c ,apb_pclkz�out-portsportendpoint9���etm@7140000"2arm,coresight-etm4xarm,primecell��%c ,apb_pclkz�out-portsportendpoint9���etm@7240000"2arm,coresight-etm4xarm,primecell�$�%c ,apb_pclkz�out-portsportendpoint9���etm@7340000"2arm,coresight-etm4xarm,primecell�4�%c ,apb_pclkz�out-portsportendpoint9���etm@7440000"2arm,coresight-etm4xarm,primecell�D�%c ,apb_pclkz�out-portsportendpoint9���etm@7540000"2arm,coresight-etm4xarm,primecell�T�%c ,apb_pclkz�out-portsportendpoint9���etm@7640000"2arm,coresight-etm4xarm,primecell�d�%c ,apb_pclkz�out-portsportendpoint9���etm@7740000"2arm,coresight-etm4xarm,primecell�t�%c ,apb_pclkz�out-portsportendpoint9���funnel@7800000+2arm,coresight-dynamic-funnelarm,primecell��%c ,apb_pclkout-portsportendpoint9���in-ports port@0�endpoint9���port@1�endpoint9���port@2�endpoint9���port@3�endpoint9���port@4�endpoint9���port@5�endpoint9���port@6�endpoint9���port@7�endpoint9���funnel@7810000+2arm,coresight-dynamic-funnelarm,primecell��%c ,apb_pclkout-portsportendpoint9��sin-portsportendpoint9���sdhci@8804000$2qcom,sc7180-sdhciqcom,sdhci-msm-v5��@ s&�g��zhc_irqpwr_irq%$^$] ,coreiface0�'((�sdhc-ddrcpu-sdhc�)y��okaydefaultsleep*�4�>�J� �@Esdhc2-opp-table2operating-points-v2��opp-100000000R��W/Yq��e8��Popp-202000000R F�W0Y @��e���`qspi-opp-table2operating-points-v2��opp-75000000Rxh�W/opp-150000000R�рW1opp-300000000R�W2spi@88dc000 2qcom,qspi-v1���  gw%$5$6 ,ifacecore�(% �qspi-config�)y�okaydefault *���flash@02jedec,spi-nor��}x@��phy@88e3000(2qcom,sc7180-qusb2-phyqcom,qusb2-v2-phy��0okay�%$w" ,cfg_ahbref�$���%!�6Pg~"����phy-wrapper@88e90002qcom,sc7180-qmp-usb3-phy ������8ireg-basedp_comokay� � %$s$w$r$u,auxcfg_ahbrefcom_aux�$$ �phycommon���phy@88e9200`���(������(������%$v,pipe0�usb3_phy_pipe_clk_src��interconnect@91600002qcom,sc7180-dc-noc� 2��\system-cache-controller@92000002qcom,sc7180-llcc �  `illcc_basellcc_broadcast_base gFinterconnect@96800002qcom,sc7180-gem-noc� h���\�interconnect@99900002qcom,sc7180-npu-noc� ���\usb@a6f88002qcom,sc7180-dwc3qcom,dwc3� o�okay �(%$$m$$o$q#,cfg_noccoreifacemock_utmisleep�$o$m�$��р4r�aaa 2zhs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irq�$�$0�L(0�usb-ddrapps-usbdwc3@a600000 2snps,dwc3� `� g� s&@ ":��?usb2-phyusb3-phy Isuper-speedWhostvideo-codec@aa000002qcom,sc7180-venus� �� g����)�venusvcodec0cxy�(%�����(,coreifacebusvcodec0_corevcodec0_bus s& `��0��(1�video-memcpu-cfgvideo-decoder2venus-decodervideo-encoder2venus-encodervenus-opp-table2operating-points-v2��opp-150000000R�рW/opp-270000000R߀W1opp-340000000RC�W0opp-434000000R�P�W2opp-500000097R�eaW�video-firmware s& Bclock-controller@ab000002qcom,sc7180-videocc� �%",bi_tcxo�8E��interconnect@ac000002qcom,sc7180-camnoc-virt� ���\mdss@ae000002qcom,sc7180-mdss� �imdss��%$��,ifaceahbcore���� gS� �� �mdp0-mem s& � disabled��mdp@ae010002qcom,sc7180-dpu � �� �  imdpvbif0%$�����,busifacerotlutcorevsync �������$�$�$�y��)�g disabledports port@0�endpoint9���mdp-opp-table2operating-points-v2��opp-200000000R ��W/opp-300000000R�W1opp-345000000R�H@W0opp-460000000Rk W2dsi@ae940002qcom,mdss-dsi-ctrl� �@ idsi_ctrl�g0%�����$$,bytebyte_intfpixelcoreifacebusy��):�?dsi  disabledports port@0�endpoint9���port@1�endpointdsi-opp-table2operating-points-v2��opp-187500000R -�W/opp-300000000R�W1opp-358000000RV��W0dsi-phy@ae944002qcom,dsi-phy-10nm0� �D �F� �J�idsi_phydsi_phy_lanedsi_pll��%�" ,ifaceref disabled��clock-controller@af000002qcom,sc7180-dispcc� � (%"$��{,bi_tcxogcc_disp_gpll0_clk_srcdsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdp_phy_pll_link_clkdp_phy_pll_vco_div_clk�8E��interrupt-controller@b2200002qcom,sc7180-pdcqcom,pdc� "$_�^^a}? ��areset-controller@b2e0000.2qcom,sc7180-pdc-globalqcom,sdm845-pdc-global� .8�hthermal-sensor@c263000 2qcom,sc7180-tsensqcom,tsens-v2 � &0� " �og��zuplowcritical}��thermal-sensor@c265000 2qcom,sc7180-tsensqcom,tsens-v2 � &P� "0�o g��zuplowcritical}��reset-controller@c2a0000(2qcom,sc7180-aoss-ccqcom,sdm845-aoss-cc� *8�gqmp@c3000002qcom,sc7180-aoss-qmp� 0 g��!�E�cspmi@c4400002qcom,spmi-pmic-arbP� D ``p @�`icorechnlsobsrvrintrcnfg zperiph_irq ra�� � �pmic@02qcom,pm6150qcom,spmi-pmic� pon@8002qcom,pm8998-pon���pwrkey2qcom,pm8941-pwrkeyg�= �ttemp-alarm@24002qcom,spmi-temp-alarm�$g$���thermal}adc@31002qcom,spmi-adc5�1g1  ��adc-chan@6� �die_tempgpios@c000 2qcom,pm6150-gpioqcom,spmi-gpio��!=� 1� ��pmic@12qcom,pm6150qcom,spmi-pmic� pmic@42qcom,pm6150lqcom,spmi-pmic� gpios@c000!2qcom,pm6150l-gpioqcom,spmi-gpio��!=� 1� ��pmic@52qcom,pm6150lqcom,spmi-pmic� iommu@15000000!2qcom,sc7180-smmu-500arm,mmu-500�&�gA^_`abcdefghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY�������������&interrupt-controller@17a00000 2arm,gic-v3 � � ��� g �msi-controller@17a400002arm,gic-v3-its  #�� disabledmailbox@17c000002qcom,sc7180-apss-shared�� .�!watchdog@17c10000#2qcom,apss-wdt-sc7180qcom,kpss-wdt��%#timer@17c20000 �2arm,armv7-timer-mem��frame@17c21000 :g ��� frame@17c23000 : g ��0 disabledframe@17c25000 : g ��P disabledframe@17c27000 : g ��p disabledframe@17c29000 : g � disabledframe@17c2b000 : g �° disabledframe@17c2d000 : g��� disabledrsc@182000002qcom,rpmh-rsc0� !"idrv-0drv-1drv-2$g G  W cclock-controller2qcom,sc7180-rpmh-clk%�,xo��"power-controller2qcom,sc7180-rpmhpdEy��)opp-table2operating-points-v2��opp1opp20opp3@�/opp4��1opp5��0opp6�opp7�2opp8@opp9Popp10���opp11�bcm_voter2qcom,bcm-voter�\pm6150-rpmh-regulators2qcom,pm6150-rpmh-regulators sasmps1 �6@ �6@smps4 � �� �smps5 ��� � �ldo1 ��� �*@ �ldo2 �g� � �ldo3 ��@ �<@ �ldo4 � �� �) ���ldo5 �& �-�� �ldo6 ��� � �@ �ldo9 �r@ � 5 ���ldo10 �w@ ��@ ��Bldo11 �� � � ��%ldo12 �w@ �w@ ��.ldo13 �� � � �ldo14 �^ ��@ �ldo15 �� � � �ldo16 �& �2j@ �ldo17 �,�@ �1Q ���ldo18 �& �2j@ �ldo19 �-*� �-*� ��-pm6150l-rpmh-regulators2qcom,pm6150l-rpmh-regulators scsmps8 � �|ldo1 ��� �F ��Cldo2 �Ҁ ��� ��Dldo3 �t� ��� ���ldo4 �%� �2j@ �ldo5 �%� �2j@ �ldo6 �w@ �-p ���ldo7 �-�� �2�� �ldo8 �w@ � � �ldo9 �-*� �-*� ���ldo10 �-�� �3�@ ��Eldo11 �-�� �3�@ ���bob �-� �