8( `4openpandora,omap3-pandora-1ghzti,omap36xxti,omap3 +7Pandora Handheld Console 1GHzchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000!l/ocp@68000000/spi@48098000/lcd@1cpus+cpu@0arm,cortex-a8ucpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+2Opinmux_mmc1_pins0WOpinmux_mmc2_pinsPW(*,.02468:Opinmux_dss_dpi_pinsW^Opinmux_uart3_pinsWnApOpinmux_leds_pins W$&`bOpinmux_button_pinsWOpinmux_penirq_pinsWOpinmux_twl4030_pinsWAOscm_conf@270sysconsimple-busp0+ p0Opbias_regulator@2b0ti,pbias-omap3ti,pbias-omapkpbias_mmc_omap2430rpbias_mmc_omap2430w@-Oclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhOmcbsp5_fckti,composite-clockOmcbsp1_mux_fck@4ti,composite-mux-clockO mcbsp1_fckti,composite-clock Omcbsp2_mux_fck@4ti,composite-mux-clock O mcbsp2_fckti,composite-clock Omcbsp3_mux_fck@68ti,composite-mux-clock hOmcbsp3_fckti,composite-clockOmcbsp4_mux_fck@68ti,composite-mux-clock hOmcbsp4_fckti,composite-clockOclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+2pinmux_twl4030_vpins WOaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYOosc_sys_ck@d40 ti,mux-clock @Osys_ck@1270ti,divider-clockpOsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock dpll3_m2x2_ckfixed-factor-clock Odpll4_x2_ckfixed-factor-clock corex2_fckfixed-factor-clock Owkup_l4_ickfixed-factor-clock ONcorex2_d3_fckfixed-factor-clock Ocorex2_d5_fckfixed-factor-clock Oclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockO@virt_12m_ck fixed-clockOvirt_13m_ck fixed-clock]@Ovirt_19200000_ck fixed-clock$Ovirt_26000000_ck fixed-clockOvirt_38_4m_ck fixed-clockIOdpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0Odpll4_m2_ck@d48ti,divider-clock? HO dpll4_m2x2_mul_ckfixed-factor-clock  O!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! !O"omap_96m_alwon_fckfixed-factor-clock" O)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0Odpll3_m3_ck@1140ti,divider-clock@O#dpll3_m3x2_mul_ckfixed-factor-clock# O$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  !O%emu_core_alwon_ckfixed-factor-clock% Obsys_altclk fixed-clockO.mcbsp_clks fixed-clockOdpll3_m2_ck@d40ti,divider-clock @Ocore_ckfixed-factor-clock O&dpll1_fck@940ti,divider-clock& @O'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4Odpll1_x2_ckfixed-factor-clock O(dpll1_x2m2_ck@944ti,divider-clock( DO<cm_96m_fckfixed-factor-clock) O*omap_96m_fck@d40 ti,mux-clock* @OEdpll4_m3_ck@e40ti,divider-clock @O+dpll4_m3x2_mul_ckfixed-factor-clock+ O,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, !O-omap_54m_fck@d40 ti,mux-clock-. @O8cm_96m_d2_fckfixed-factor-clock* O/omap_48m_fck@d40 ti,mux-clock/. @O0omap_12m_fckfixed-factor-clock0 OGdpll4_m4_ck@e40ti,divider-clock @O1dpll4_m4x2_mul_ckti,fixed-factor-clock17ERO2dpll4_m4x2_ck@d00ti,gate-clock2 !ROdpll4_m5_ck@f40ti,divider-clock?@O3dpll4_m5x2_mul_ckti,fixed-factor-clock37ERO4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 !ROjdpll4_m6_ck@1140ti,divider-clock?@O5dpll4_m6x2_mul_ckfixed-factor-clock5 O6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 !O7emu_per_alwon_ckfixed-factor-clock7 Occlkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& pO9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 pO:clkout2_src_ckti,composite-clock9:O;sys_clkout2@d70ti,divider-clock;@ pempu_ckfixed-factor-clock< O=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock= Odl3_ick@a40ti,divider-clock& @O>l4_ick@a40ti,divider-clock> @O?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  OAgpt10_mux_fck@a40ti,composite-mux-clock@ @OBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  OCgpt11_mux_fck@a40ti,composite-mux-clock@ @ODgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE Ommchs2_fck@a00ti,wait-gate-clock Ommchs1_fck@a00ti,wait-gate-clock Oi2c3_fck@a00ti,wait-gate-clock Oi2c2_fck@a00ti,wait-gate-clock Oi2c1_fck@a00ti,wait-gate-clock Omcbsp5_gate_fck@a00ti,composite-gate-clock  Omcbsp1_gate_fck@a00ti,composite-gate-clock  O core_48m_fckfixed-factor-clock0 OFmcspi4_fck@a00ti,wait-gate-clockF Omcspi3_fck@a00ti,wait-gate-clockF Omcspi2_fck@a00ti,wait-gate-clockF Omcspi1_fck@a00ti,wait-gate-clockF Ouart2_fck@a00ti,wait-gate-clockF Ouart1_fck@a00ti,wait-gate-clockF  Ocore_12m_fckfixed-factor-clockG OHhdq_fck@a00ti,wait-gate-clockH Ocore_l3_ickfixed-factor-clock> OIsdrc_ick@a10ti,wait-gate-clockI Ogpmc_fckfixed-factor-clockI core_l4_ickfixed-factor-clock? OJmmchs2_ick@a10ti,omap3-interface-clockJ Ommchs1_ick@a10ti,omap3-interface-clockJ Ohdq_ick@a10ti,omap3-interface-clockJ Omcspi4_ick@a10ti,omap3-interface-clockJ Omcspi3_ick@a10ti,omap3-interface-clockJ Omcspi2_ick@a10ti,omap3-interface-clockJ Omcspi1_ick@a10ti,omap3-interface-clockJ Oi2c3_ick@a10ti,omap3-interface-clockJ Oi2c2_ick@a10ti,omap3-interface-clockJ Oi2c1_ick@a10ti,omap3-interface-clockJ Ouart2_ick@a10ti,omap3-interface-clockJ Ouart1_ick@a10ti,omap3-interface-clockJ  Ogpt11_ick@a10ti,omap3-interface-clockJ  Ogpt10_ick@a10ti,omap3-interface-clockJ  Omcbsp5_ick@a10ti,omap3-interface-clockJ  Omcbsp1_ick@a10ti,omap3-interface-clockJ  Oomapctrl_ick@a10ti,omap3-interface-clockJ Odss_tv_fck@e00ti,gate-clock8Odss_96m_fck@e00ti,gate-clockEOdss2_alwon_fck@e00ti,gate-clockOdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock OKgpt1_mux_fck@c40ti,composite-mux-clock@ @OLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ Owkup_32k_fckfixed-factor-clock@ OMgpio1_dbck@c00ti,gate-clockM Osha12_ick@a10ti,omap3-interface-clockJ Owdt2_fck@c00ti,wait-gate-clockM Owdt2_ick@c10ti,omap3-interface-clockN Owdt1_ick@c10ti,omap3-interface-clockN Ogpio1_ick@c10ti,omap3-interface-clockN Oomap_32ksync_ick@c10ti,omap3-interface-clockN Ogpt12_ick@c10ti,omap3-interface-clockN Ogpt1_ick@c10ti,omap3-interface-clockN Oper_96m_fckfixed-factor-clock) O per_48m_fckfixed-factor-clock0 OOuart3_fck@1000ti,wait-gate-clockO Ogpt2_gate_fck@1000ti,composite-gate-clockOPgpt2_mux_fck@1040ti,composite-mux-clock@@OQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockORgpt3_mux_fck@1040ti,composite-mux-clock@@OSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockOTgpt4_mux_fck@1040ti,composite-mux-clock@@OUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockOVgpt5_mux_fck@1040ti,composite-mux-clock@@OWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockOXgpt6_mux_fck@1040ti,composite-mux-clock@@OYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockOZgpt7_mux_fck@1040ti,composite-mux-clock@@O[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock O\gpt8_mux_fck@1040ti,composite-mux-clock@@O]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock O^gpt9_mux_fck@1040ti,composite-mux-clock@@O_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@ O`gpio6_dbck@1000ti,gate-clock`Ogpio5_dbck@1000ti,gate-clock`Ogpio4_dbck@1000ti,gate-clock`Ogpio3_dbck@1000ti,gate-clock`Ogpio2_dbck@1000ti,gate-clock` Owdt3_fck@1000ti,wait-gate-clock` Oper_l4_ickfixed-factor-clock? Oagpio6_ick@1010ti,omap3-interface-clockaOgpio5_ick@1010ti,omap3-interface-clockaOgpio4_ick@1010ti,omap3-interface-clockaOgpio3_ick@1010ti,omap3-interface-clockaOgpio2_ick@1010ti,omap3-interface-clocka Owdt3_ick@1010ti,omap3-interface-clocka Ouart3_ick@1010ti,omap3-interface-clocka Ouart4_ick@1010ti,omap3-interface-clockaOgpt9_ick@1010ti,omap3-interface-clocka Ogpt8_ick@1010ti,omap3-interface-clocka Ogpt7_ick@1010ti,omap3-interface-clockaOgpt6_ick@1010ti,omap3-interface-clockaOgpt5_ick@1010ti,omap3-interface-clockaOgpt4_ick@1010ti,omap3-interface-clockaOgpt3_ick@1010ti,omap3-interface-clockaOgpt2_ick@1010ti,omap3-interface-clockaOmcbsp2_ick@1010ti,omap3-interface-clockaOmcbsp3_ick@1010ti,omap3-interface-clockaOmcbsp4_ick@1010ti,omap3-interface-clockaOmcbsp2_gate_fck@1000ti,composite-gate-clockO mcbsp3_gate_fck@1000ti,composite-gate-clockOmcbsp4_gate_fck@1000ti,composite-gate-clockOemu_src_mux_ck@1140 ti,mux-clockbcd@Oeemu_src_ckti,clkdm-gate-clockeOfpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@Ogtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockOhgpt12_fckfixed-factor-clockh wdt1_fckfixed-factor-clockh security_l4_ick2fixed-factor-clock? Oiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjRcam_ick@f10!ti,omap3-no-wait-interface-clock?Ocsi2_96m_fck@f00ti,gate-clockOsecurity_l3_ickfixed-factor-clock> Okpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock? Orsr1_fck@c00ti,wait-gate-clock O sr2_fck@c00ti,wait-gate-clock O sr_l4_ickfixed-factor-clock? dpll2_fck@40ti,divider-clock&@Oldpll2_ck@4ti,omap3-dpll-clockl$@4{Omdpll2_m2_ck@44ti,divider-clockmDOniva2_ck@0ti,wait-gate-clocknOmodem_fck@a00ti,omap3-interface-clock Osad2d_ick@a10ti,omap3-interface-clock> Omad2d_ick@a18ti,omap3-interface-clock> Omspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock Oossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$Opssi_ssr_fck_3430es2ti,composite-clockopOqssi_sst_fck_3430es2fixed-factor-clockq Ohsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI Ossi_ick_3430es2@a10ti,omap3-ssi-interface-clockr Ousim_gate_fck@c00ti,composite-gate-clockE  O}sys_d2_ckfixed-factor-clock Otomap_96m_d2_fckfixed-factor-clockE Ouomap_96m_d4_fckfixed-factor-clockE Ovomap_96m_d8_fckfixed-factor-clockE Owomap_96m_d10_fckfixed-factor-clockE  Oxdpll5_m2_d4_ckfixed-factor-clocks Oydpll5_m2_d8_ckfixed-factor-clocks Ozdpll5_m2_d16_ckfixed-factor-clocks O{dpll5_m2_d20_ckfixed-factor-clocks O|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @O~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  Odpll5_ck@d04ti,omap3-dpll-clock  $ L 4{Odpll5_m2_ck@d50ti,divider-clock POssgx_gate_fck@b00ti,composite-gate-clock& Ocore_d3_ckfixed-factor-clock& Ocore_d4_ckfixed-factor-clock& Ocore_d6_ckfixed-factor-clock& Oomap_192m_alwon_fckfixed-factor-clock" Ocore_d2_ckfixed-factor-clock& Osgx_mux_fck@b40ti,composite-mux-clock * @Osgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> Ocpefuse_fck@a08ti,gate-clock Ots_fck@a08ti,gate-clock@ Ousbtll_fck@a08ti,wait-gate-clocks Ousbtll_ick@a18ti,omap3-interface-clockJ Ommchs3_ick@a10ti,omap3-interface-clockJ Ommchs3_fck@a00ti,wait-gate-clock Odss1_alwon_fck_3430es2@e00ti,dss-gate-clockROdss_ick_3430es2@e10ti,omap3-dss-interface-clock?Ousbhost_120m_fck@1400ti,gate-clocksOusbhost_48m_fck@1400ti,dss-gate-clock0Ousbhost_ick@1410ti,omap3-dss-interface-clock?Ouart4_fck@1000ti,wait-gate-clockOOclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH Odma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmaOgpio@48310000ti,omap3-gpioH1gpio1Ogpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3Ogpio@49054000ti,omap3-gpioI@ gpio4Ogpio@49056000ti,omap3-gpioI`!gpio5Ogpio@49058000ti,omap3-gpioI"gpio6Oserial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lserial@49020000ti,omap3-uartIJn56txrxuart3ldefault*i2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H fck ti,twl4030default*powerti,twl4030-power-reset4audioti,twl4030-audiocodecDrtcti,twl4030-rtc bciti,twl4030-bci Xf rvac0watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1--Oregulator-vaux2ti,twl4030-vaux2w@w@Oregulator-vaux3ti,twl4030-vaux3**regulator-vaux4ti,twl4030-vaux4**Oregulator-vdd1ti,twl4030-vdd1 ' Oregulator-vdacti,twl4030-vdacw@w@Oregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0Oregulator-vmmc2ti,twl4030-vmmc2:0Oregulator-vusb1v5ti,twl4030-vusb1v5Oregulator-vusb1v8ti,twl4030-vusb1v8Oregulator-vusb3v1ti,twl4030-vusb3v1Oregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@Oregulator-vsimti,twl4030-vsim**gpioti,twl4030-gpioOtwl4030-usbti,twl4030-usb Opwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad  $12 #09"/!. -%,&*madcti,twl4030-madc'Oi2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3bq27500@55 ti,bq27500Umailbox@48094000ti,omap3-mailboxmailboxH @9EWdsp i tspi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0 ti,tsc2046B@default*  @(lcd@1tpo,td043mtea1 lcd !portendpoint-Ospi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1==>txrxJdefault*Wc mmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxdefault*Wc mmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx vdisabledmmu@480bd400}ti,omap2-iommuH mmu_ispO mmu@5d000000}ti,omap2-iommu]mmu_iva vdisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck vdisabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckick vdisabledmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick vdisabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck vdisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck vdisabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+  ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHM0gpmc@6e000000ti,omap3430-gpmcgpmcnrxtx5A+0Onand@0,0ti,omap2-nand  Sbswr,,",(6@R(R9(Kc+x-loader@0xloaderbootloaders@80000ubootbootloaders_env@260000 uboot-env&kernel@280000boot(filesystem@c80000rootfsusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hsu 0 usb2-phy2dss@48050000 ti,omap3-dssHvok dss_corefck+default*dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll vdisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH vdisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH vok dss_vencfcktv_dac_clkportendpoint-Oportendpoint-Ossi-controller@48058000 ti,omap3-ssissivokHHsysgddGgdd_mpu+ q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 rabb_mpu_iva+H0rH0hbase-addressint-address`%sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+2default* pinmux_hsusb2_2_pins0WPRT V X Z Opinmux_mmc3_pins0W8:BDFHpinmux_control_pinsPW< >@JLNTVXZO isp@480bc000 ti,omap3-ispH H 1 k8ports+bandgap@48002524H%$ti,omap36xx-bandgapDO target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 8syscZ g fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 8syscZ g fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermaluN  memory@80000000umemory oscillator fixed-clockOconnectorconnector-analog-tvtvportendpoint-Ogpio-leds gpio-ledsdefault*led1 pandora::sd1 'mmc0offled2 pandora::sd2 'mmc1offled3pandora::bluetooth ' heartbeatoffled4pandora::wifi 'mmc2offgpio-keys gpio-keysdefault*up-buttonupg 'down-buttondownl 'left-buttonlefti 'right-buttonrightj 'pageup-buttongame 1h ' pagedown-buttongame 3m ' home-buttongame 4f 'end-buttongame 2k 'right-shiftl6 'kp-plusl2N 'right-ctrlra ' kp-minusr2J ' left-ctrlctrl 'menumenu 'holdhold 'left-altalt8 'lidlid ' hsusb2_phyusb-nop-xceiv !Ofixed-regulator-usb_host_5vregulator-fixed rusb_host_5vLK@LK@  fixed-regulator-wg7210_32kregulator-fixed rwg7210_32kw@w@    compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskphandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,use_poweroffti,ramp_delay_valuebci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourcespi-cpolspi-cphalabelreset-gpiosremote-endpointti,dual-voltpbias-supplyvmmc-supplybus-widthcd-gpiosstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda-supplyti,channelsdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,sysc-maskti,sysc-sidlepolling-delay-passivepolling-delaycoefficientsthermal-sensorslinux,default-triggerdefault-statelinux,codelinux,input-typeregulator-boot-onenable-active-high