Ð þíÀ8H(x0ti,omap3-gta04ti,omap3630ti,omap36xxti,omap3 +7Goldelico GTA04A3/Letux 2804chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/mmc@480ad000g/ocp@68000000/serial@4806a000o/ocp@68000000/serial@4806c000w/ocp@68000000/serial@49020000/ocp@68000000/serial@49042000‡/spi_lcd/td028ttec1@0 /connectorcpus+cpu@0arm,cortex-a8™cpu¥©°cpu¼“àÊÞéø&pmu@54000000arm,cortex-a8-pmu¥T€ debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus¥h +!l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ !Hscm@2000ti,omap3-scmsimple-bus¥ + ! pinmux@30 ti,omap3-padconfpinctrl-single¥08+(7H]{ÿ˜default¦ïpinmux_hsusb2_pins0°¤ ¦ ¨ ª ¬ ® pinmux_uart1_pins°RLépinmux_uart2_pins°JHêpinmux_uart3_pins°npðpinmux_mmc1_pins0°backlight_pins_pinmux°Š0pinmux_dss_dpi_pinsà°¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚpinmux_gps_pins°F ëhdq_pins°–pinmux_bmp085_pins°øpinmux_bma180_pins° úpinmux_itg3200_pins°ˆûpinmux_hmc5843_pins°ýpinmux_penirq_pins°dþpinmux_camera_pins °ÜÞàâäæèêìîðòôöøúüþ pinmux_mcbsp1_pins0°\^`bfh pinmux_mcbsp2_pins °  pinmux_mcbsp3_pins °<>@Bpinmux_mcbsp4_pins°TVZpinmux_twl4030_pins°°Aòscm_conf@270sysconsimple-bus¥p0+ !p0pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap¥°Äpbias_mmc_omap2430Ëpbias_mmc_omap2430Úw@ò-ÆÀclocks+mcbsp5_mux_fck@68 ti,composite-mux-clock© ¥h mcbsp5_fck ti,composite-clock© mcbsp1_mux_fck@4 ti,composite-mux-clock© ¥ mcbsp1_fck ti,composite-clock© mcbsp2_mux_fck@4 ti,composite-mux-clock© ¥mcbsp2_fck ti,composite-clock© mcbsp3_mux_fck@68 ti,composite-mux-clock© ¥hmcbsp3_fck ti,composite-clock© mcbsp4_mux_fck@68 ti,composite-mux-clock© ¥hmcbsp4_fck ti,composite-clock©clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single¥ \+(7H]{ÿpinmux_gpio1_pins°AAèpinmux_twl4030_vpins °ótarget-module@480a6000ti,sysc-omap2ti,sysc¥H `DH `HH `L$revsyscsyss. ;I©°ick+ !H ` aes1@0 ti,omap3-aes¥P V  [txrxtarget-module@480c5000ti,sysc-omap2ti,sysc¥H PDH PHH PL$revsyscsyss. ;I©°ick+ !H P aes2@0 ti,omap3-aes¥P VAB[txrxprm@48306000 ti,omap3-prm¥H0`@ clocks+virt_16_8m_ck  fixed-clockeYosc_sys_ck@d40  ti,mux-clock©¥ @sys_ck@1270 ti,divider-clock©u¥p€#sys_clkout1@d70 ti,gate-clock©¥ pdpll3_x2_ck fixed-factor-clock©—¢dpll3_m2x2_ck fixed-factor-clock© —¢"dpll4_x2_ck fixed-factor-clock©!—¢corex2_fck fixed-factor-clock©"—¢$wkup_l4_ick fixed-factor-clock©#—¢Scorex2_d3_fck fixed-factor-clock©$—¢Šcorex2_d5_fck fixed-factor-clock©$—¢‹clockdomainscm@48004000 ti,omap3-cm¥H@@clocks+dummy_apb_pclk  fixed-clockeomap_32k_fck  fixed-clocke€Evirt_12m_ck  fixed-clocke·virt_13m_ck  fixed-clockeÆ]@virt_19200000_ck  fixed-clocke$øvirt_26000000_ck  fixed-clockeŒº€virt_38_4m_ck  fixed-clockeIðdpll4_ck@d00 ti,omap3-dpll-per-j-type-clock©##¥ D 0!dpll4_m2_ck@d48 ti,divider-clock©!u?¥ H€%dpll4_m2x2_mul_ck fixed-factor-clock©%—¢&dpll4_m2x2_ck@d00 ti,hsdiv-gate-clock©&¥ ¬'omap_96m_alwon_fck fixed-factor-clock©'—¢.dpll3_ck@d00 ti,omap3-dpll-core-clock©##¥ @ 0dpll3_m3_ck@1140 ti,divider-clock©u¥@€(dpll3_m3x2_mul_ck fixed-factor-clock©(—¢)dpll3_m3x2_ck@d00 ti,hsdiv-gate-clock©) ¥ ¬*emu_core_alwon_ck fixed-factor-clock©*—¢gsys_altclk  fixed-clocke3mcbsp_clks  fixed-clocke dpll3_m2_ck@d40 ti,divider-clock©u¥ @€ core_ck fixed-factor-clock© —¢+dpll1_fck@940 ti,divider-clock©+u¥ @€,dpll1_ck@904 ti,omap3-dpll-clock©#,¥  $ @ 4dpll1_x2_ck fixed-factor-clock©—¢-dpll1_x2m2_ck@944 ti,divider-clock©-u¥ D€Acm_96m_fck fixed-factor-clock©.—¢/omap_96m_fck@d40  ti,mux-clock©/#¥ @Jdpll4_m3_ck@e40 ti,divider-clock©!u ¥@€0dpll4_m3x2_mul_ck fixed-factor-clock©0—¢1dpll4_m3x2_ck@d00 ti,hsdiv-gate-clock©1¥ ¬2omap_54m_fck@d40  ti,mux-clock©23¥ @=cm_96m_d2_fck fixed-factor-clock©/—¢4omap_48m_fck@d40  ti,mux-clock©43¥ @5omap_12m_fck fixed-factor-clock©5—¢Ldpll4_m4_ck@e40 ti,divider-clock©!u¥@€6dpll4_m4x2_mul_ck ti,fixed-factor-clock©6ÂÐÝ7dpll4_m4x2_ck@d00 ti,gate-clock©7¥ ¬ÝŽdpll4_m5_ck@f40 ti,divider-clock©!u?¥@€8dpll4_m5x2_mul_ck ti,fixed-factor-clock©8ÂÐÝ9dpll4_m5x2_ck@d00 ti,hsdiv-gate-clock©9¥ ¬Ýodpll4_m6_ck@1140 ti,divider-clock©!u?¥@€:dpll4_m6x2_mul_ck fixed-factor-clock©:—¢;dpll4_m6x2_ck@d00 ti,hsdiv-gate-clock©;¥ ¬<emu_per_alwon_ck fixed-factor-clock©<—¢hclkout2_src_gate_ck@d70  ti,composite-no-wait-gate-clock©+¥ p>clkout2_src_mux_ck@d70 ti,composite-mux-clock©+#/=¥ p?clkout2_src_ck ti,composite-clock©>?@sys_clkout2@d70 ti,divider-clock©@u@¥ pðmpu_ck fixed-factor-clock©A—¢Barm_fck@924 ti,divider-clock©B¥ $uemu_mpu_alwon_ck fixed-factor-clock©B—¢il3_ick@a40 ti,divider-clock©+u¥ @€Cl4_ick@a40 ti,divider-clock©Cu¥ @€Drm_ick@c40 ti,divider-clock©Du¥ @€gpt10_gate_fck@a00 ti,composite-gate-clock©# ¥ Fgpt10_mux_fck@a40 ti,composite-mux-clock©E#¥ @Ggpt10_fck ti,composite-clock©FGgpt11_gate_fck@a00 ti,composite-gate-clock©# ¥ Hgpt11_mux_fck@a40 ti,composite-mux-clock©E#¥ @Igpt11_fck ti,composite-clock©HIcore_96m_fck fixed-factor-clock©J—¢mmchs2_fck@a00 ti,wait-gate-clock©¥ ºmmchs1_fck@a00 ti,wait-gate-clock©¥ »i2c3_fck@a00 ti,wait-gate-clock©¥ ¼i2c2_fck@a00 ti,wait-gate-clock©¥ ½i2c1_fck@a00 ti,wait-gate-clock©¥ ¾mcbsp5_gate_fck@a00 ti,composite-gate-clock©  ¥  mcbsp1_gate_fck@a00 ti,composite-gate-clock©  ¥  core_48m_fck fixed-factor-clock©5—¢Kmcspi4_fck@a00 ti,wait-gate-clock©K¥ ¿mcspi3_fck@a00 ti,wait-gate-clock©K¥ Àmcspi2_fck@a00 ti,wait-gate-clock©K¥ Ámcspi1_fck@a00 ti,wait-gate-clock©K¥ Âuart2_fck@a00 ti,wait-gate-clock©K¥ Ãuart1_fck@a00 ti,wait-gate-clock©K¥  Äcore_12m_fck fixed-factor-clock©L—¢Mhdq_fck@a00 ti,wait-gate-clock©M¥ Åcore_l3_ick fixed-factor-clock©C—¢Nsdrc_ick@a10 ti,wait-gate-clock©N¥ gpmc_fck fixed-factor-clock©N—¢core_l4_ick fixed-factor-clock©D—¢Ommchs2_ick@a10 ti,omap3-interface-clock©O¥ Æmmchs1_ick@a10 ti,omap3-interface-clock©O¥ Çhdq_ick@a10 ti,omap3-interface-clock©O¥ Èmcspi4_ick@a10 ti,omap3-interface-clock©O¥ Émcspi3_ick@a10 ti,omap3-interface-clock©O¥ Êmcspi2_ick@a10 ti,omap3-interface-clock©O¥ Ëmcspi1_ick@a10 ti,omap3-interface-clock©O¥ Ìi2c3_ick@a10 ti,omap3-interface-clock©O¥ Íi2c2_ick@a10 ti,omap3-interface-clock©O¥ Îi2c1_ick@a10 ti,omap3-interface-clock©O¥ Ïuart2_ick@a10 ti,omap3-interface-clock©O¥ Ðuart1_ick@a10 ti,omap3-interface-clock©O¥  Ñgpt11_ick@a10 ti,omap3-interface-clock©O¥  Ògpt10_ick@a10 ti,omap3-interface-clock©O¥  Ómcbsp5_ick@a10 ti,omap3-interface-clock©O¥  Ômcbsp1_ick@a10 ti,omap3-interface-clock©O¥  Õomapctrl_ick@a10 ti,omap3-interface-clock©O¥ Ödss_tv_fck@e00 ti,gate-clock©=¥µdss_96m_fck@e00 ti,gate-clock©J¥¶dss2_alwon_fck@e00 ti,gate-clock©#¥·dummy_ck  fixed-clockegpt1_gate_fck@c00 ti,composite-gate-clock©#¥ Pgpt1_mux_fck@c40 ti,composite-mux-clock©E#¥ @Qgpt1_fck ti,composite-clock©PQaes2_ick@a10 ti,omap3-interface-clock©O¥ wkup_32k_fck fixed-factor-clock©E—¢Rgpio1_dbck@c00 ti,gate-clock©R¥ ¬sha12_ick@a10 ti,omap3-interface-clock©O¥ ×wdt2_fck@c00 ti,wait-gate-clock©R¥ ­wdt2_ick@c10 ti,omap3-interface-clock©S¥ ®wdt1_ick@c10 ti,omap3-interface-clock©S¥ ¯gpio1_ick@c10 ti,omap3-interface-clock©S¥ °omap_32ksync_ick@c10 ti,omap3-interface-clock©S¥ ±gpt12_ick@c10 ti,omap3-interface-clock©S¥ ²gpt1_ick@c10 ti,omap3-interface-clock©S¥ ³per_96m_fck fixed-factor-clock©.—¢per_48m_fck fixed-factor-clock©5—¢Tuart3_fck@1000 ti,wait-gate-clock©T¥ ‘gpt2_gate_fck@1000 ti,composite-gate-clock©#¥Ugpt2_mux_fck@1040 ti,composite-mux-clock©E#¥@Vgpt2_fck ti,composite-clock©UVgpt3_gate_fck@1000 ti,composite-gate-clock©#¥Wgpt3_mux_fck@1040 ti,composite-mux-clock©E#¥@Xgpt3_fck ti,composite-clock©WXgpt4_gate_fck@1000 ti,composite-gate-clock©#¥Ygpt4_mux_fck@1040 ti,composite-mux-clock©E#¥@Zgpt4_fck ti,composite-clock©YZgpt5_gate_fck@1000 ti,composite-gate-clock©#¥[gpt5_mux_fck@1040 ti,composite-mux-clock©E#¥@\gpt5_fck ti,composite-clock©[\gpt6_gate_fck@1000 ti,composite-gate-clock©#¥]gpt6_mux_fck@1040 ti,composite-mux-clock©E#¥@^gpt6_fck ti,composite-clock©]^gpt7_gate_fck@1000 ti,composite-gate-clock©#¥_gpt7_mux_fck@1040 ti,composite-mux-clock©E#¥@`gpt7_fck ti,composite-clock©_`gpt8_gate_fck@1000 ti,composite-gate-clock©# ¥agpt8_mux_fck@1040 ti,composite-mux-clock©E#¥@bgpt8_fck ti,composite-clock©abgpt9_gate_fck@1000 ti,composite-gate-clock©# ¥cgpt9_mux_fck@1040 ti,composite-mux-clock©E#¥@dgpt9_fck ti,composite-clock©cdper_32k_alwon_fck fixed-factor-clock©E—¢egpio6_dbck@1000 ti,gate-clock©e¥’gpio5_dbck@1000 ti,gate-clock©e¥“gpio4_dbck@1000 ti,gate-clock©e¥”gpio3_dbck@1000 ti,gate-clock©e¥•gpio2_dbck@1000 ti,gate-clock©e¥ –wdt3_fck@1000 ti,wait-gate-clock©e¥ —per_l4_ick fixed-factor-clock©D—¢fgpio6_ick@1010 ti,omap3-interface-clock©f¥˜gpio5_ick@1010 ti,omap3-interface-clock©f¥™gpio4_ick@1010 ti,omap3-interface-clock©f¥šgpio3_ick@1010 ti,omap3-interface-clock©f¥›gpio2_ick@1010 ti,omap3-interface-clock©f¥ œwdt3_ick@1010 ti,omap3-interface-clock©f¥ uart3_ick@1010 ti,omap3-interface-clock©f¥ žuart4_ick@1010 ti,omap3-interface-clock©f¥Ÿgpt9_ick@1010 ti,omap3-interface-clock©f¥  gpt8_ick@1010 ti,omap3-interface-clock©f¥ ¡gpt7_ick@1010 ti,omap3-interface-clock©f¥¢gpt6_ick@1010 ti,omap3-interface-clock©f¥£gpt5_ick@1010 ti,omap3-interface-clock©f¥¤gpt4_ick@1010 ti,omap3-interface-clock©f¥¥gpt3_ick@1010 ti,omap3-interface-clock©f¥¦gpt2_ick@1010 ti,omap3-interface-clock©f¥§mcbsp2_ick@1010 ti,omap3-interface-clock©f¥¨mcbsp3_ick@1010 ti,omap3-interface-clock©f¥©mcbsp4_ick@1010 ti,omap3-interface-clock©f¥ªmcbsp2_gate_fck@1000 ti,composite-gate-clock© ¥mcbsp3_gate_fck@1000 ti,composite-gate-clock© ¥mcbsp4_gate_fck@1000 ti,composite-gate-clock© ¥emu_src_mux_ck@1140  ti,mux-clock©#ghi¥@jemu_src_ck ti,clkdm-gate-clock©jkpclk_fck@1140 ti,divider-clock©ku¥@€pclkx2_fck@1140 ti,divider-clock©ku¥@€atclk_fck@1140 ti,divider-clock©ku¥@€traceclk_src_fck@1140  ti,mux-clock©#ghi¥@ltraceclk_fck@1140 ti,divider-clock©l u¥@€secure_32k_fck  fixed-clocke€mgpt12_fck fixed-factor-clock©m—¢wdt1_fck fixed-factor-clock©m—¢security_l4_ick2 fixed-factor-clock©D—¢naes1_ick@a14 ti,omap3-interface-clock©n¥ rng_ick@a14 ti,omap3-interface-clock©n¥  sha11_ick@a14 ti,omap3-interface-clock©n¥ des1_ick@a14 ti,omap3-interface-clock©n¥ cam_mclk@f00 ti,gate-clock©o¥Ýcam_ick@f10 !ti,omap3-no-wait-interface-clock©D¥Þcsi2_96m_fck@f00 ti,gate-clock©¥ßsecurity_l3_ick fixed-factor-clock©C—¢ppka_ick@a14 ti,omap3-interface-clock©p¥ icr_ick@a10 ti,omap3-interface-clock©O¥ des2_ick@a10 ti,omap3-interface-clock©O¥ mspro_ick@a10 ti,omap3-interface-clock©O¥ mailboxes_ick@a10 ti,omap3-interface-clock©O¥ ssi_l4_ick fixed-factor-clock©D—¢wsr1_fck@c00 ti,wait-gate-clock©#¥ "sr2_fck@c00 ti,wait-gate-clock©#¥ !sr_l4_ick fixed-factor-clock©D—¢dpll2_fck@40 ti,divider-clock©+u¥@€qdpll2_ck@4 ti,omap3-dpll-clock©#q¥$@4 rdpll2_m2_ck@44 ti,divider-clock©ru¥D€siva2_ck@0 ti,wait-gate-clock©s¥àmodem_fck@a00 ti,omap3-interface-clock©#¥ ásad2d_ick@a10 ti,omap3-interface-clock©C¥ âmad2d_ick@a18 ti,omap3-interface-clock©C¥ ãmspro_fck@a00 ti,wait-gate-clock©¥ ssi_ssr_gate_fck_3430es2@a00  ti,composite-no-wait-gate-clock©$¥ tssi_ssr_div_fck_3430es2@a40 ti,composite-divider-clock©$¥ @$4ussi_ssr_fck_3430es2 ti,composite-clock©tuvssi_sst_fck_3430es2 fixed-factor-clock©v—¢hsotgusb_ick_3430es2@a10 "ti,omap3-hsotgusb-interface-clock©N¥ ssi_ick_3430es2@a10 ti,omap3-ssi-interface-clock©w¥ usim_gate_fck@c00 ti,composite-gate-clock©J ¥ ‚sys_d2_ck fixed-factor-clock©#—¢yomap_96m_d2_fck fixed-factor-clock©J—¢zomap_96m_d4_fck fixed-factor-clock©J—¢{omap_96m_d8_fck fixed-factor-clock©J—¢|omap_96m_d10_fck fixed-factor-clock©J—¢ }dpll5_m2_d4_ck fixed-factor-clock©x—¢~dpll5_m2_d8_ck fixed-factor-clock©x—¢dpll5_m2_d16_ck fixed-factor-clock©x—¢€dpll5_m2_d20_ck fixed-factor-clock©x—¢usim_mux_fck@c40 ti,composite-mux-clock(©#yz{|}~€¥ @€ƒusim_fck ti,composite-clock©‚ƒusim_ick@c10 ti,omap3-interface-clock©S¥  ´dpll5_ck@d04 ti,omap3-dpll-clock©##¥  $ L 4„dpll5_m2_ck@d50 ti,divider-clock©„u¥ P€xsgx_gate_fck@b00 ti,composite-gate-clock©+¥ Œcore_d3_ck fixed-factor-clock©+—¢…core_d4_ck fixed-factor-clock©+—¢†core_d6_ck fixed-factor-clock©+—¢‡omap_192m_alwon_fck fixed-factor-clock©'—¢ˆcore_d2_ck fixed-factor-clock©+—¢‰sgx_mux_fck@b40 ti,composite-mux-clock ©…†‡/ˆ‰Š‹¥ @sgx_fck ti,composite-clock©Œ#sgx_ick@b10 ti,wait-gate-clock©C¥ äcpefuse_fck@a08 ti,gate-clock©#¥ Øts_fck@a08 ti,gate-clock©E¥ Ùusbtll_fck@a08 ti,wait-gate-clock©x¥ Úusbtll_ick@a18 ti,omap3-interface-clock©O¥ Ûmmchs3_ick@a10 ti,omap3-interface-clock©O¥ Ümmchs3_fck@a00 ti,wait-gate-clock©¥ Ýdss1_alwon_fck_3430es2@e00 ti,dss-gate-clock©Ž¥Ý¸dss_ick_3430es2@e10 ti,omap3-dss-interface-clock©D¥¹usbhost_120m_fck@1400 ti,gate-clock©x¥åusbhost_48m_fck@1400 ti,dss-gate-clock©5¥æusbhost_ick@1410 ti,omap3-dss-interface-clock©D¥çuart4_fck@1000 ti,wait-gate-clock©T¥«clockdomainscore_l3_clkdmti,clockdomain©dpll3_clkdmti,clockdomain©dpll1_clkdmti,clockdomain©per_clkdmti,clockdomainl©‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ª«emu_clkdmti,clockdomain©kdpll4_clkdmti,clockdomain©!wkup_clkdmti,clockdomain$©¬­®¯°±²³´dss_clkdmti,clockdomain©µ¶·¸¹core_l4_clkdmti,clockdomain”©º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝcam_clkdmti,clockdomain©Þßiva2_clkdmti,clockdomain©àdpll2_clkdmti,clockdomain©rd2d_clkdmti,clockdomain ©áâãdpll5_clkdmti,clockdomain©„sgx_clkdmti,clockdomain©äusbhost_clkdmti,clockdomain ©åæçtarget-module@48320000ti,sysc-omap2ti,sysc¥H2H2 $revsysc;©R±°fckick+ !H2counter@0ti,omap-counter32k¥ interrupt-controller@48200000ti,omap3-intcH7¥H target-module@48056000ti,sysc-omap2ti,sysc¥H`H`,H`($revsyscsyss.# @ ;I©N°ick+ !H`dma-controller@0ti,omap3630-sdmati,omap-sdma¥ NY f`gpio@48310000ti,omap3-gpio¥H1 gpio1s…•H7˜default¦è'gpio@49050000ti,omap3-gpio¥I gpio2…•H7ügpio@49052000ti,omap3-gpio¥I  gpio3…•H7gpio@49054000ti,omap3-gpio¥I@ gpio4…•H7ùgpio@49056000ti,omap3-gpio¥I` !gpio5…•H7ìgpio@49058000ti,omap3-gpio¥I€ "gpio6…•H7ÿserial@4806a000ti,omap3-uart¥H  ¡HV12[txrxuart1eÜl˜default¦éserial@4806c000ti,omap3-uart¥HÀ¡IV34[txrxuart2eÜl˜default¦êgnsswi2wi,w2sg0004˜default¦ë µìÆíÑîserial@49020000ti,omap3-uart¥I¡JïnV56[txrxuart3eÜl˜default¦ði2c@48070000 ti,omap3-i2c¥H€ 8V[txrx+i2c1e'¬@twl@48¥H  ©ñ°fck ti,twl4030H7˜default¦òóaudioti,twl4030-audioÜcodecìpowerti,twl4030-powerrtcti,twl4030-rtc bciti,twl4030-bci ôõ *vac;0ÔG–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1Ú&% ò-ÆÀregulator-vaux2ti,twl4030-vaux2Ú*¹€ò*¹€Rregulator-vaux3ti,twl4030-vaux3Ú&% ò&% regulator-vaux4ti,twl4030-vaux4Ú*¹€ò0°regulator-vdd1ti,twl4030-vdd1Ú 'Àò regulator-vdacti,twl4030-vdacÚw@òw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1Ú:ò0°regulator-vmmc2ti,twl4030-vmmc2Ú:ò0°regulator-vusb1v5ti,twl4030-vusb1v5öregulator-vusb1v8ti,twl4030-vusb1v8÷regulator-vusb3v1ti,twl4030-vusb3v1ôregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2Úw@òw@Rregulator-vsimti,twl4030-vsimÚ*¹€ò0°ígpioti,twl4030-gpio…•H7fq¡Ãtwl4030-usbti,twl4030-usb ~öŒ÷šô¨±pwmti,twl4030-pwm¼pwmledti,twl4030-pwmled¼pwrbuttonti,twl4030-pwrbutton keypadti,twl4030-keypad Ç× êdisabledmadcti,twl4030-madc ñõi2c@48072000 ti,omap3-i2c¥H € 9V[txrx+i2c2e€bmp085@77 bosch,bmp085¥w˜default¦ø ù bma180@41 bosch,bma180¥A˜defaultú ù itg3200@68invensense,itg3200¥h˜default¦û ü tca6507@45 ti,tca6507+¥E…•5red_aux@0 gta04:red:aux¥green_aux@1 gta04:green:aux¥red_power@3 gta04:red:power¥ default-ongreen_power@4 gta04:green:power¥wifi_reset@6¥gpiohmc5843@1ehoneywell,hmc5883l¥˜default¦ý ù tsc2007@48 ti,tsc2007¥H˜default¦þ ÿ  Àÿ)X9àL€_èx‹ž ¸m24lr64@50 atmel,24c64¥Plis302@1dst,lis331dlhst,lis3lv02d¥  ÏÚèú 0B T n2œ«ºÉØç ö# 2 i2c@48060000 ti,omap3-i2c¥H€ =V[txrx+i2c3e† mailbox@48094000ti,omap3-mailboxmailbox¥H @ AM_dsp q |spi@48098000ti,omap2-mcspi¥H € A+mcspi1‡@V#$%&'()* [tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi¥H   B+mcspi2‡ V+,-.[tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi¥H € [+mcspi3‡ V[tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi¥H   0+mcspi4‡VFG[tx0rx01w@480b2000 ti,omap3-1w¥H  :hdq1w˜default¦mmc@4809c000ti,omap3-hsmmc¥H À Smmc1•V=>[txrx¢˜default¦¯»ÅÖmmc@480b4000ti,omap3-hsmmc¥H @ Vmmc2V/0[txrx¯»Åàómmc@480ad000ti,omap3-hsmmc¥H Ð ^mmc3VMN[txrx êdisabledmmu@480bd400þti,omap2-iommu¥H Ô€ mmu_isp  mmu@5d000000þti,omap2-iommu¥]€ mmu_iva êdisabledwdt@48314000 ti,omap3-wdt¥H1@€ wd_timer2mcbsp@48074000ti,omap3-mcbsp¥H@ÿ$mpu  ;< commontxrx+€mcbsp1V [txrx©°fckêokay:˜default¦ target-module@480a0000ti,sysc-omap2ti,sysc¥H <H @H D$revsyscsyss.;I© °ick+ !H rng@0 ti,omap2-rng¥  4mcbsp@49022000ti,omap3-mcbsp¥I ÿI€ÿ $mpusidetone >?commontxrxsidetone+mcbsp2mcbsp2_sidetoneV!"[txrx© ¨°fckickêokay˜default¦ (mcbsp@49024000ti,omap3-mcbsp¥I@ÿI ÿ $mpusidetone YZcommontxrxsidetone+€mcbsp3mcbsp3_sidetoneV[txrx© ©°fckickêokay:˜default¦mcbsp@49026000ti,omap3-mcbsp¥I`ÿ$mpu  67 commontxrx+€mcbsp4V[txrx©°fck:êokay˜default¦*mcbsp@48096000ti,omap3-mcbsp¥H `ÿ$mpu  QR commontxrx+€mcbsp5V[txrx©°fck êdisabledsham@480c3000ti,omap3-shamsham¥H 0d 1VE[rxtarget-module@48318000ti,sysc-omap2-timerti,sysc¥H1€H1€H1€$revsyscsyss.' ;I©³°fckick+ !H1€K_timer@0ti,omap3430-timer¥€©°fck %jy‰Etarget-module@49032000ti,sysc-omap2-timerti,sysc¥I I I $revsyscsyss.' ;I©§°fckick+ !I timer@0ti,omap3430-timer¥ &timer@49034000ti,omap3430-timer¥I@ 'timer3timer@49036000ti,omap3430-timer¥I` (timer4timer@49038000ti,omap3430-timer¥I€ )timer5 timer@4903a000ti,omap3430-timer¥I  *timer6 timer@4903c000ti,omap3430-timer¥IÀ +timer7 timer@4903e000ti,omap3430-timer¥Ià ,timer8­ timer@49040000ti,omap3430-timer¥I -timer9­timer@48086000ti,omap3430-timer¥H` .timer10­timer@48088000ti,omap3430-timer¥H€ /timer11­1target-module@48304000ti,sysc-omap2-timerti,sysc¥H0@H0@H0@$revsyscsyss.' ;I©²°fckick+ !H0@timer@0ti,omap3430-timer¥ _jºusbhstll@48062000 ti,usbhs-tll¥H  N usb_tll_hsusbhshost@48064000ti,usbhs-host¥H@ usb_host_hs+! Êehci-phyohci@48064400ti,ohci-omap3¥HD LÕehci@48064800 ti,ehci-omap¥HH Mígpmc@6e000000ti,omap3430-gpmcgpmc¥nÐ V[rxtxòþ+H7…•!0nand@0,0ti,omap2-nand ¥   ham1  )+ 8 J X, j, | ‹" ž, ±6 À( Ï@ ÞR ïR (  *x-loader@0  X-Loader¥bootloaders@80000 U-Boot¥bootloaders_env@240000  U-Boot Env¥$kernel@280000 Kernel¥(`filesystem@880000  File System¥ˆusb_otg_hs@480ab000ti,omap3-musb¥H ° \]mcdma usb_otg_hs ; F N  W fí nusb2-phy¬ x2dss@48050000 ti,omap3-dss¥Hêokay dss_core©¸°fck+!˜default¦ ~dispc@48050400ti,omap3-dispc¥H  dss_dispc©¸°fckencoder@4804fc00 ti,omap3-dsi¥HüHþ@Hÿ $protophypll  êdisabled dss_dsi1©¸· °fcksys_clk+encoder@48050800ti,omap3-rfbi¥H êdisabled dss_rfbi©¸¹°fckickencoder@48050c00ti,omap3-venc¥H êokay dss_venc©µ¶°fcktv_dac_clk Žportendpoint š ª ¶3portendpoint š É.ssi-controller@48058000 ti,omap3-ssissiêokay¥H€H$sysgdd Ggdd_mpu+! ©v °ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port¥H H¨$txrx CDssi-port@4805b000ti,omap3-ssi-port¥H°H¸$txrx EFserial@49042000ti,omap3-uart¥I  PVQR[txrxuart4eÜlregulator-abb-mpu ti,abb-v1 Ëabb_mpu_iva+¥H0rðH0h$base-addressint-address Ô©# í þ` sO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-single¥H% \+(7H]{ÿ˜default¦pinmux_hsusb2_2_pins0°PRT V X Z spi_gpio_pinmux °8FHD,isp@480bc000 ti,omap3-isp¥H ÀüH Ø   Äð ! ports+port@0¥endpoint - B» Q \ i v ‚bandgap@48002524¥H%$ti,omap36xx-bandgap Ž$target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core¥H °8$sysc. ;©!°fck+ !H °smartreflex@0ti,omap3-smartreflex-core¥ target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva¥H 8$sysc. ;©"°fck+ !H smartreflex@480c9000ti,omap3-smartreflex-mpu-iva¥ target-module@50000000ti,sysc-omap4ti,sysc¥PþPþ $revsysc @ ;©#ä°fckick+ !Popp-tableoperating-points-v2-ti-cpuÄopp50-300000000 ¤á£ «ssssss ¹ÿÿÿÿ Êopp100-600000000 ¤#ÃF «O€O€O€O€O€O€ ¹ÿÿÿÿopp130-800000000 ¤/¯ «7È7È7È7È7È7È ¹ÿÿÿÿopp1g-1000000000 ¤;šÊ «ûûûûûû ¹ÿÿÿÿ Öopp_supplyti,omap-opp-supply áûthermal-zonescpu_thermal üú è N  -$tripscpu_alert =8€ IРpassive%cpu_crit =_ IÐ  criticalcooling-mapsmap0 T% Y&ÿÿÿÿÿÿÿÿmemory@80000000™memory¥€ fixedregulatorregulator-fixedËldo_3v3Ú2Z ò2Z Rîoscillator  fixed-clockeŒº€ñgpio-keys gpio-keysaux-button aux h© À' santenna-detect gpio-keysgps-antenna-button  GPS_EXT_ANT  h  Àì ì  ’  ssoundti,omap-twl4030 ¤gta04 ­(sound_telephonysimple-audio-card ¶GTA04 voice Í) ï) i2s ' Lsimple-audio-card,cpu n*simple-audio-card,codec n+)gsm_codecoption,gtm601:+spi_lcd spi-gpio+˜default¦, x'  ' ‹' •' žtd028ttec1@0tpo,td028ttec1¥ ®†  À É Ò- lcdportendpoint š.backlightpwm-backlight Ü/· ábacklight, ë (2<FPZd ý ˜default¦0-dmtimer-pwmti,omap-dmtimer-pwm1¼ /hsusb2_phyusb-nop-xceiv 0ÿ±connectorcomposite-video-connector tvportendpoint š24opa362 ti,opa362 <'ports+port@0¥endpoint š3port@1¥endpoint š42wifi_pwrseqmmc-pwrseq-simple 05pinmux_mcbsp1@48002274pinctrl-single¥H"t+I] {(˜default¦6pinmux_mcbsp1_devconf0_pins d6pinmux_tv_out@480022d8pinctrl-single¥H"Ø+I] {(˜default¦7pinmux_tv_acbias_devconf1_pins d7 compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedsirf,onoff-gpioslna-supplyvcc-supplyti,enable-vibrati,ramp_delay_valueti,use_poweroffbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellspintcrl-0labellinux,default-triggerti,x-plate-ohmstouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressuretouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-inverted-yVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,click-click-time-limitst,click-latencyst,irq1-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthti,non-removablebroken-cdcap-power-off-cardmmc-pwrseq#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-off-nsgpmc,we-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda-supplyremote-endpointti,channelsti,invert-polaritydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typeti,isp-clock-divisorti,strobe-modedata-shifthsync-activevsync-activedata-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modeti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,codewakeup-sourcelinux,input-typedebounce-intervalti,modelti,mcbspsimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,formatsimple-audio-card,bitclock-inversionsimple-audio-card,frame-inversionsound-daigpio-sckgpio-misogpio-mosics-gpiosnum-chipselectsspi-max-frequencyspi-cpolspi-cphabacklightpwmspwm-namesbrightness-levelsdefault-brightness-levelti,timersti,clock-sourcereset-gpiosenable-gpiospinctrl-single,bit-per-muxpinctrl-single,bits