� ����8��( �L0ti,omap3-zoom3ti,omap3630ti,omap36xxti,omap3 + 7TI Zoom3chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8{cpu���cpu�������� pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +�l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08+ *?]�pinmux_mmc1_pins0z��pinmux_mmc2_pinsPz(*,.02468:pinmux_mmc3_pinszh���pinmux_uart1_pins zPNRAL��pinmux_uart2_pins zDFJH��pinmux_uart3_pins zjlnp��pinmux_wl12xx_gpioz�� scm_conf@270sysconsimple-bus�p0+ p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock���h� mcbsp5_fck�ti,composite-clock� ��mcbsp1_mux_fck@4�ti,composite-mux-clock���� mcbsp1_fck�ti,composite-clock� ��mcbsp2_mux_fck@4�ti,composite-mux-clock� ���mcbsp2_fck�ti,composite-clock���mcbsp3_mux_fck@68�ti,composite-mux-clock� �h�mcbsp3_fck�ti,composite-clock���mcbsp4_mux_fck@68�ti,composite-mux-clock� ��h�mcbsp4_fck�ti,composite-clock���clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ *?]�pinmux_wlan_host_wkup_pinsztarget-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L�revsyscsyss� ��ick+ H ` aes1@0 ti,omap3-aes�P�   %txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL�revsyscsyss� ��ick+ H P aes2@0 ti,omap3-aes�P� AB%txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock/Y�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock��?�pJ�"sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�aldpll3_m2x2_ck�fixed-factor-clock�al�!dpll4_x2_ck�fixed-factor-clock� alcorex2_fck�fixed-factor-clock�!al�#wkup_l4_ick�fixed-factor-clock�"al�Rcorex2_d3_fck�fixed-factor-clock�#al��corex2_d5_fck�fixed-factor-clock�#al��clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock/omap_32k_fck� fixed-clock/��Dvirt_12m_ck� fixed-clock/��virt_13m_ck� fixed-clock/�]@�virt_19200000_ck� fixed-clock/$��virt_26000000_ck� fixed-clock/����virt_38_4m_ck� fixed-clock/I��dpll4_ck@d00�ti,omap3-dpll-per-j-type-clock�""� D 0� dpll4_m2_ck@d48�ti,divider-clock� ??� HJ�$dpll4_m2x2_mul_ck�fixed-factor-clock�$al�%dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock�%�� v�&omap_96m_alwon_fck�fixed-factor-clock�&al�-dpll3_ck@d00�ti,omap3-dpll-core-clock�""� @ 0�dpll3_m3_ck@1140�ti,divider-clock��?�@J�'dpll3_m3x2_mul_ck�fixed-factor-clock�'al�(dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock�(� � v�)emu_core_alwon_ck�fixed-factor-clock�)al�fsys_altclk� fixed-clock/�2mcbsp_clks� fixed-clock/�dpll3_m2_ck@d40�ti,divider-clock��?� @J�core_ck�fixed-factor-clock�al�*dpll1_fck@940�ti,divider-clock�*�?� @J�+dpll1_ck@904�ti,omap3-dpll-clock�"+�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�al�,dpll1_x2m2_ck@944�ti,divider-clock�,?� DJ�@cm_96m_fck�fixed-factor-clock�-al�.omap_96m_fck@d40� ti,mux-clock�."�� @�Idpll4_m3_ck@e40�ti,divider-clock� �? �@J�/dpll4_m3x2_mul_ck�fixed-factor-clock�/al�0dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock�0�� v�1omap_54m_fck@d40� ti,mux-clock�12�� @�<cm_96m_d2_fck�fixed-factor-clock�.al�3omap_48m_fck@d40� ti,mux-clock�32�� @�4omap_12m_fck�fixed-factor-clock�4al�Kdpll4_m4_ck@e40�ti,divider-clock� ?�@J�5dpll4_m4x2_mul_ck�ti,fixed-factor-clock�5����6dpll4_m4x2_ck@d00�ti,gate-clock�6�� v���dpll4_m5_ck@f40�ti,divider-clock� ??�@J�7dpll4_m5x2_mul_ck�ti,fixed-factor-clock�7����8dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock�8�� v��ndpll4_m6_ck@1140�ti,divider-clock� �??�@J�9dpll4_m6x2_mul_ck�fixed-factor-clock�9al�:dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock�:�� v�;emu_per_alwon_ck�fixed-factor-clock�;al�gclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�*�� p�=clkout2_src_mux_ck@d70�ti,composite-mux-clock�*".<� p�>clkout2_src_ck�ti,composite-clock�=>�?sys_clkout2@d70�ti,divider-clock�?�?@� p�mpu_ck�fixed-factor-clock�@al�Aarm_fck@924�ti,divider-clock�A� $?emu_mpu_alwon_ck�fixed-factor-clock�Aal�hl3_ick@a40�ti,divider-clock�*?� @J�Bl4_ick@a40�ti,divider-clock�B�?� @J�Crm_ick@c40�ti,divider-clock�C�?� @Jgpt10_gate_fck@a00�ti,composite-gate-clock�"� � �Egpt10_mux_fck@a40�ti,composite-mux-clock�D"�� @�Fgpt10_fck�ti,composite-clock�EFgpt11_gate_fck@a00�ti,composite-gate-clock�"� � �Ggpt11_mux_fck@a40�ti,composite-mux-clock�D"�� @�Hgpt11_fck�ti,composite-clock�GHcore_96m_fck�fixed-factor-clock�Ial�mmchs2_fck@a00�ti,wait-gate-clock�� ���mmchs1_fck@a00�ti,wait-gate-clock�� ���i2c3_fck@a00�ti,wait-gate-clock�� ���i2c2_fck@a00�ti,wait-gate-clock�� ���i2c1_fck@a00�ti,wait-gate-clock�� ���mcbsp5_gate_fck@a00�ti,composite-gate-clock�� � � mcbsp1_gate_fck@a00�ti,composite-gate-clock�� � � core_48m_fck�fixed-factor-clock�4al�Jmcspi4_fck@a00�ti,wait-gate-clock�J� ���mcspi3_fck@a00�ti,wait-gate-clock�J� ���mcspi2_fck@a00�ti,wait-gate-clock�J� ���mcspi1_fck@a00�ti,wait-gate-clock�J� ���uart2_fck@a00�ti,wait-gate-clock�J� ���uart1_fck@a00�ti,wait-gate-clock�J� � ��core_12m_fck�fixed-factor-clock�Kal�Lhdq_fck@a00�ti,wait-gate-clock�L� ���core_l3_ick�fixed-factor-clock�Bal�Msdrc_ick@a10�ti,wait-gate-clock�M� ���gpmc_fck�fixed-factor-clock�Malcore_l4_ick�fixed-factor-clock�Cal�Nmmchs2_ick@a10�ti,omap3-interface-clock�N� ���mmchs1_ick@a10�ti,omap3-interface-clock�N� ���hdq_ick@a10�ti,omap3-interface-clock�N� ���mcspi4_ick@a10�ti,omap3-interface-clock�N� ���mcspi3_ick@a10�ti,omap3-interface-clock�N� ���mcspi2_ick@a10�ti,omap3-interface-clock�N� ���mcspi1_ick@a10�ti,omap3-interface-clock�N� ���i2c3_ick@a10�ti,omap3-interface-clock�N� ���i2c2_ick@a10�ti,omap3-interface-clock�N� ���i2c1_ick@a10�ti,omap3-interface-clock�N� ���uart2_ick@a10�ti,omap3-interface-clock�N� ���uart1_ick@a10�ti,omap3-interface-clock�N� � ��gpt11_ick@a10�ti,omap3-interface-clock�N� � ��gpt10_ick@a10�ti,omap3-interface-clock�N� � ��mcbsp5_ick@a10�ti,omap3-interface-clock�N� � ��mcbsp1_ick@a10�ti,omap3-interface-clock�N� � ��omapctrl_ick@a10�ti,omap3-interface-clock�N� ���dss_tv_fck@e00�ti,gate-clock�<����dss_96m_fck@e00�ti,gate-clock�I����dss2_alwon_fck@e00�ti,gate-clock�"����dummy_ck� fixed-clock/gpt1_gate_fck@c00�ti,composite-gate-clock�"�� �Ogpt1_mux_fck@c40�ti,composite-mux-clock�D"� @�Pgpt1_fck�ti,composite-clock�OP��aes2_ick@a10�ti,omap3-interface-clock�N�� �wkup_32k_fck�fixed-factor-clock�Dal�Qgpio1_dbck@c00�ti,gate-clock�Q� ���sha12_ick@a10�ti,omap3-interface-clock�N� ���wdt2_fck@c00�ti,wait-gate-clock�Q� ���wdt2_ick@c10�ti,omap3-interface-clock�R� ���wdt1_ick@c10�ti,omap3-interface-clock�R� ���gpio1_ick@c10�ti,omap3-interface-clock�R� ���omap_32ksync_ick@c10�ti,omap3-interface-clock�R� ���gpt12_ick@c10�ti,omap3-interface-clock�R� ���gpt1_ick@c10�ti,omap3-interface-clock�R� ���per_96m_fck�fixed-factor-clock�-al� per_48m_fck�fixed-factor-clock�4al�Suart3_fck@1000�ti,wait-gate-clock�S�� ��gpt2_gate_fck@1000�ti,composite-gate-clock�"���Tgpt2_mux_fck@1040�ti,composite-mux-clock�D"�@�Ugpt2_fck�ti,composite-clock�TU��gpt3_gate_fck@1000�ti,composite-gate-clock�"���Vgpt3_mux_fck@1040�ti,composite-mux-clock�D"��@�Wgpt3_fck�ti,composite-clock�VWgpt4_gate_fck@1000�ti,composite-gate-clock�"���Xgpt4_mux_fck@1040�ti,composite-mux-clock�D"��@�Ygpt4_fck�ti,composite-clock�XYgpt5_gate_fck@1000�ti,composite-gate-clock�"���Zgpt5_mux_fck@1040�ti,composite-mux-clock�D"��@�[gpt5_fck�ti,composite-clock�Z[gpt6_gate_fck@1000�ti,composite-gate-clock�"���\gpt6_mux_fck@1040�ti,composite-mux-clock�D"��@�]gpt6_fck�ti,composite-clock�\]gpt7_gate_fck@1000�ti,composite-gate-clock�"���^gpt7_mux_fck@1040�ti,composite-mux-clock�D"��@�_gpt7_fck�ti,composite-clock�^_gpt8_gate_fck@1000�ti,composite-gate-clock�"� ��`gpt8_mux_fck@1040�ti,composite-mux-clock�D"��@�agpt8_fck�ti,composite-clock�`agpt9_gate_fck@1000�ti,composite-gate-clock�"� ��bgpt9_mux_fck@1040�ti,composite-mux-clock�D"��@�cgpt9_fck�ti,composite-clock�bcper_32k_alwon_fck�fixed-factor-clock�Dal�dgpio6_dbck@1000�ti,gate-clock�d����gpio5_dbck@1000�ti,gate-clock�d����gpio4_dbck@1000�ti,gate-clock�d����gpio3_dbck@1000�ti,gate-clock�d����gpio2_dbck@1000�ti,gate-clock�d�� ��wdt3_fck@1000�ti,wait-gate-clock�d�� ��per_l4_ick�fixed-factor-clock�Cal�egpio6_ick@1010�ti,omap3-interface-clock�e����gpio5_ick@1010�ti,omap3-interface-clock�e����gpio4_ick@1010�ti,omap3-interface-clock�e����gpio3_ick@1010�ti,omap3-interface-clock�e����gpio2_ick@1010�ti,omap3-interface-clock�e�� ��wdt3_ick@1010�ti,omap3-interface-clock�e�� ��uart3_ick@1010�ti,omap3-interface-clock�e�� ��uart4_ick@1010�ti,omap3-interface-clock�e����gpt9_ick@1010�ti,omap3-interface-clock�e�� ��gpt8_ick@1010�ti,omap3-interface-clock�e�� ��gpt7_ick@1010�ti,omap3-interface-clock�e����gpt6_ick@1010�ti,omap3-interface-clock�e����gpt5_ick@1010�ti,omap3-interface-clock�e����gpt4_ick@1010�ti,omap3-interface-clock�e����gpt3_ick@1010�ti,omap3-interface-clock�e����gpt2_ick@1010�ti,omap3-interface-clock�e����mcbsp2_ick@1010�ti,omap3-interface-clock�e����mcbsp3_ick@1010�ti,omap3-interface-clock�e����mcbsp4_ick@1010�ti,omap3-interface-clock�e����mcbsp2_gate_fck@1000�ti,composite-gate-clock����mcbsp3_gate_fck@1000�ti,composite-gate-clock����mcbsp4_gate_fck@1000�ti,composite-gate-clock����emu_src_mux_ck@1140� ti,mux-clock�"fgh�@�iemu_src_ck�ti,clkdm-gate-clock�i�jpclk_fck@1140�ti,divider-clock�j�?�@Jpclkx2_fck@1140�ti,divider-clock�j�?�@Jatclk_fck@1140�ti,divider-clock�j�?�@Jtraceclk_src_fck@1140� ti,mux-clock�"fgh��@�ktraceclk_fck@1140�ti,divider-clock�k� ?�@Jsecure_32k_fck� fixed-clock/��lgpt12_fck�fixed-factor-clock�lal��wdt1_fck�fixed-factor-clock�lalsecurity_l4_ick2�fixed-factor-clock�Cal�maes1_ick@a14�ti,omap3-interface-clock�m�� �rng_ick@a14�ti,omap3-interface-clock�m� ���sha11_ick@a14�ti,omap3-interface-clock�m� �des1_ick@a14�ti,omap3-interface-clock�m� �cam_mclk@f00�ti,gate-clock�n���cam_ick@f10�!ti,omap3-no-wait-interface-clock�C����csi2_96m_fck@f00�ti,gate-clock�����security_l3_ick�fixed-factor-clock�Bal�opka_ick@a14�ti,omap3-interface-clock�o� �icr_ick@a10�ti,omap3-interface-clock�N� �des2_ick@a10�ti,omap3-interface-clock�N� �mspro_ick@a10�ti,omap3-interface-clock�N� �mailboxes_ick@a10�ti,omap3-interface-clock�N� �ssi_l4_ick�fixed-factor-clock�Cal�vsr1_fck@c00�ti,wait-gate-clock�"� ��sr2_fck@c00�ti,wait-gate-clock�"� ��sr_l4_ick�fixed-factor-clock�Caldpll2_fck@40�ti,divider-clock�*�?�@J�pdpll2_ck@4�ti,omap3-dpll-clock�"p�$@4����qdpll2_m2_ck@44�ti,divider-clock�q?�DJ�riva2_ck@0�ti,wait-gate-clock�r����modem_fck@a00�ti,omap3-interface-clock�"� ���sad2d_ick@a10�ti,omap3-interface-clock�B� ���mad2d_ick@a18�ti,omap3-interface-clock�B� ���mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�#�� �sssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�#�� @$��tssi_ssr_fck_3430es2�ti,composite-clock�st�ussi_sst_fck_3430es2�fixed-factor-clock�ual�hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�M� ���ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�v� ��usim_gate_fck@c00�ti,composite-gate-clock�I� � ��sys_d2_ck�fixed-factor-clock�"al�xomap_96m_d2_fck�fixed-factor-clock�Ial�yomap_96m_d4_fck�fixed-factor-clock�Ial�zomap_96m_d8_fck�fixed-factor-clock�Ial�{omap_96m_d10_fck�fixed-factor-clock�Ial �|dpll5_m2_d4_ck�fixed-factor-clock�wal�}dpll5_m2_d8_ck�fixed-factor-clock�wal�~dpll5_m2_d16_ck�fixed-factor-clock�wal�dpll5_m2_d20_ck�fixed-factor-clock�wal��usim_mux_fck@c40�ti,composite-mux-clock(�"xyz{|}~��� @J��usim_fck�ti,composite-clock���usim_ick@c10�ti,omap3-interface-clock�R� � ��dpll5_ck@d04�ti,omap3-dpll-clock�""�  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��?� PJ�wsgx_gate_fck@b00�ti,composite-gate-clock�*�� ��core_d3_ck�fixed-factor-clock�*al��core_d4_ck�fixed-factor-clock�*al��core_d6_ck�fixed-factor-clock�*al��omap_192m_alwon_fck�fixed-factor-clock�&al��core_d2_ck�fixed-factor-clock�*al��sgx_mux_fck@b40�ti,composite-mux-clock ����.����� @��sgx_fck�ti,composite-clock���� sgx_ick@b10�ti,wait-gate-clock�B� ���cpefuse_fck@a08�ti,gate-clock�"� ���ts_fck@a08�ti,gate-clock�D� ���usbtll_fck@a08�ti,wait-gate-clock�w� ���usbtll_ick@a18�ti,omap3-interface-clock�N� ���mmchs3_ick@a10�ti,omap3-interface-clock�N� ���mmchs3_fck@a00�ti,wait-gate-clock�� ���dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock�������dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�C����usbhost_120m_fck@1400�ti,gate-clock�w����usbhost_48m_fck@1400�ti,dss-gate-clock�4����usbhost_ick@1410�ti,omap3-dss-interface-clock�C����uart4_fck@1000�ti,wait-gate-clock�S����clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�jdpll4_clkdmti,clockdomain� wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�qd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 �revsysc�Q��fckick+ H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc*�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(�revsyscsyss�#   �M�ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma�� # 0`�gpio@48310000ti,omap3-gpio�H1��gpio1=O_*gpio@49050000ti,omap3-gpio�I��gpio2O_*gpio@49052000ti,omap3-gpio�I ��gpio3O_*gpio@49054000ti,omap3-gpio�I@� �gpio4O_*�gpio@49056000ti,omap3-gpio�I`�!�gpio5O_*�gpio@49058000ti,omap3-gpio�I��"�gpio6O_*��serial@4806a000ti,omap3-uart�H� kH 12%txrx�uart1/�ldefault��serial@4806c000ti,omap3-uart�H�kI 34%txrx�uart2/�ldefault��serial@49020000ti,omap3-uart�IkJ 56%txrx�uart3/�ldefault��i2c@48070000 ti,omap3-i2c�H��8 %txrx+�i2c1/'�@twl@48�H�  ti,twl4030*rtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpioO_*�twl4030-usbti,twl4030-usb� ��������pwmti,twl4030-pwm pwmledti,twl4030-pwmled pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�'madcti,twl4030-madc�:��i2c@48072000 ti,omap3-i2c�H ��9 %txrx+�i2c2/�i2c@48060000 ti,omap3-i2c�H��= %txrx+�i2c3/�tvp5146@5c ti,tvp5146m2�\mailbox@48094000ti,omap3-mailbox�mailbox�H @�LXjdsp | �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@ #$%&'()* %tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2�  +,-.%tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3�  %tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4� FG%tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1� =>%txrx�������default��mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2 /0%txrxmmc@480ad000ti,omap3-hsmmc�H ��^�mmc3 MN%txrx�����default���+wlcore@2 ti,wl1271� ������mmu@480bd400ti,omap2-iommu�H ����mmu_isp�mmu@5d000000ti,omap2-iommu�]���mmu_iva /disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< 6commontxrxF��mcbsp1  %txrx���fck /disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D�revsyscsyss����ick+ H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?6commontxrxsidetoneF�mcbsp2mcbsp2_sidetone !"%txrx����fckick /disabledmcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZ6commontxrxsidetoneF��mcbsp3mcbsp3_sidetone %txrx����fckick /disabledmcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 6commontxrxF��mcbsp4 %txrx���fckU /disabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR 6commontxrxF��mcbsp5 %txrx���fck /disabledsham@480c3000ti,omap3-sham�sham�H 0d�1 E%rxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1��revsyscsyss�' ����fckick+ H1�fztimer@0ti,omap3430-timer�����fck�%����Dtarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I �revsyscsyss�' ����fckick+ I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@�revsyscsyss�' ����fckick+ H0@timer@0ti,omap3430-timer��_��usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+ohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�Mgpmc@6e000000ti,omap3430-gpmc�gpmc�n�� %rxtx� +*O_ ,ethernet@gpmcsmsc,lan9221smsc,lan9115&8Rlz������(�-���-�� ��/x>XKoK�������  �� �uart@3,0 ns16550a �# �/ -�;&M8Rlz�����(�(�-���-�� ��/�>Xo���-��uart@3,1 ns16550a �# �/ -�uart@3,2 ns16550a �# �/ -�uart@3,3 ns16550a �# �/ -�usb_otg_hs@480ab000ti,omap3-musb�H ��\]6mcdma �usb_otg_hs[fn w���2dss@48050000 ti,omap3-dss�H /disabled �dss_core���fck+dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� /disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H /disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  /disabled �dss_venc����fcktv_dac_clkssi-controller@48058000 ti,omap3-ssi�ssi/okay�H�H��sysgdd�G6gdd_mpu+ �u �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFserial@49042000ti,omap3-uart�I �P QR%txrx�uart4/�l /disabledregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0h�base-addressint-address��"��`�sO�7���pinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\+ *?]�pinmux_mmc3_2_pins(z8DFHB��isp@480bc000 ti,omap3-isp�H ��H �������ports+bandgap@48002524�H%$ti,omap36xx-bandgap�� target-module@480cb000ti,sysc-omap3630-srti,sysc�smartreflex_core�H �8�sysc� ��fck+ H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3630-srti,sysc�smartreflex_mpu_iva�H �8�sysc� ��fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap4ti,sysc�P�P� �revsysc   � ��fckick+ Popp-tableoperating-points-v2-ti-cpu��opp50-300000000 � ssssss ���� )opp100-600000000 #�F O�O�O�O�O�O� ����opp130-800000000 /� 7�7�7�7�7�7� ����opp1g-1000000000 ;�� ������ ���� 5opp_supplyti,omap-opp-supply @�thermal-zonescpu_thermal [� q� N  � tripscpu_alert �8� ���passive� cpu_crit �_� �� �criticalcooling-mapsmap0 �  � ��������regulator-vddvarioregulator-fixed �vddvario ���regulator-vdd33aregulator-fixed�vdd33a ��memory@80000000{memory�� wl12xx_vmmcdefault� regulator-fixed�vwl1271�w@�w@ � �p ��� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequency#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressreg-shiftcurrent-speedgpmc,mux-add-datagpmc,wait-pinmultipointnum-epsram-bitsinterface-typeusb-phypowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modeti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-deviceregulator-always-ongpiostartup-delay-usenable-active-high