A8( dgoogle,veyron-jerry-rev7google,veyron-jerry-rev6google,veyron-jerry-rev5google,veyron-jerry-rev4google,veyron-jerry-rev3google,veyron-jerrygoogle,veyronrockchip,rk3288& 7Google Jerrychosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/spi@ff110000/ec@0/i2c-tunnelmemorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12h w@\@p@ @@OOa sB@ ~ ' 9 K 0 *@8?KQcpu@501cpuarm,cortex-a12KQcpu@502cpuarm,cortex-a12KQcpu@503cpuarm,cortex-a12KQamba simple-busYdma-controller@ff250000arm,pl330arm,primecell%@`k8 apb_pclkKQdma-controller@ff600000arm,pl330arm,primecell`@`k8 apb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@`k8 apb_pclkKQQQreserved-memoryYdma-unusable@fe000000oscillator fixed-clockn6xin24mK Q timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H 8 a timerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshc р 8Drvbiuciuciu-driveciu-sample  @okay(2DU g pZ defaultdwmmc@ff0d0000rockchip,rk3288-dw-mshc р 8Eswbiuciuciu-driveciu-sample ! @okay(D ,7default dwmmc@ff0e0000rockchip,rk3288-dw-mshc р 8Ftxbiuciuciu-driveciu-sample "@ disableddwmmc@ff0f0000rockchip,rk3288-dw-mshc р 8Guybiuciuciu-driveciu-sample #@okay(2pE,7default saradc@ff100000rockchip,saradc $T8I[saradcapb_pclkW fsaradc-apb disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8ARspiclkapb_pclkr  wtxrx ,default !"okayec@0google,cros-ec-spi& default#-i2c-tunnelgoogle,cros-ec-i2c-tunnelsbs-battery@bsbs,sbs-battery keyboard-controllergoogle,cros-ec-keyb @(};0DY1 d>"A#( C  \=@V B |)<?   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BSspiclkapb_pclkr wtxrx -default$%&' disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CTspiclkapb_pclkrwtxrx .default()*+okay5 flash@0jedec,spi-nori2c@ff140000rockchip,rk3288-i2c >i2c8Mdefault,okayH2`dtpm@20infineon,slb9645tt wi2c@ff150000rockchip,rk3288-i2c ?i2c8Odefault- disabledi2c@ff160000rockchip,rk3288-i2c @i2c8Pdefault./okayH2`,ts3a227e@3b ti,ts3a227e;&0default1KQtrackpad@15elan,ekth3000& 2trackpad@2c hid-over-i2c& , 2i2c@ff170000rockchip,rk3288-i2c Ai2c8Qdefault3okayH,`KdQdserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 78MUbaudclkapb_pclkdefault 456okayMlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 88NVbaudclkapb_pclkdefault7okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 98OWbaudclkapb_pclkdefault8okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :8PXbaudclkapb_pclkdefault9 disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;8QYbaudclkapb_pclkdefault: disabledthermal-zonesreserve_thermal";cpu_thermald";tripscpu_alert02p>passiveK<Q<cpu_alert12$>passiveK=Q=cpu_crit2_> criticalcooling-mapsmap0I< Nmap1I= Ngpu_thermald";tripsgpu_alert02p>passiveK>Q>gpu_crit2_> criticalcooling-mapsmap0I> Ntsadc@ff280000rockchip,rk3288-tsadc( %8HZtsadcapb_pclk ftsadc-apbinitdefaultsleep?]@g?qsokayK;Q;ethernet@ff290000rockchip,rk3288-gmac)macirqeth_wake_irqA88fgc]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB fstmmaceth disabledusb@ff500000 generic-ehciP 8usbhostBusbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T 8otghostC usb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X 8otghost,;@@ JD usb2-phyokayzTDusb@ff5c0000 generic-ehci\ 8usbhost disabledi2c@ff650000rockchip,rk3288-i2ce <i2c8LdefaultEokayH2`dpmic@1brockchip,rk808xin32kwifibt_32kin&0defaultFkG2GGKxQxregulatorsDCDC_REG1 vdd_arm/CU qm qKQregulator-state-memDCDC_REG2 vdd_gpu/CU 5mqKhQhregulator-state-memB@DCDC_REG3  vcc135_ddr/Cregulator-state-memDCDC_REG4 vcc_18/CUw@mw@KQregulator-state-memw@LDO_REG1  vcc33_io/CU2Zm2ZK2Q2regulator-state-mem2ZLDO_REG3 vdd_10/CUB@mB@regulator-state-memB@LDO_REG7 vdd10_lcd_pwren_h/CU&%m&%regulator-state-memSWITCH_REG1  vcc33_lcd/CKOQOregulator-state-memLDO_REG6  vcc18_codec/CUw@mw@KPQPregulator-state-memLDO_REG4  vccio_sdUw@m2ZKQregulator-state-memLDO_REG5  vcc33_sdU2Zm2ZK Q regulator-state-memLDO_REG8  vcc33_ccd/CU2Zm2Zregulator-state-mem2ZLDO_REG2 mic_vcc/CUw@mw@regulator-state-memi2c@ff660000rockchip,rk3288-i2cf =i2c8NdefaultHokayH2` max98090@10maxim,max98090&Imclk8qdefaultJKQpwm@ff680000rockchip,rk3288-pwmhdefaultK8^pwmokayKQpwm@ff680010rockchip,rk3288-pwmhdefaultL8^pwmokaypwm@ff680020rockchip,rk3288-pwmh defaultM8^pwm disabledpwm@ff680030rockchip,rk3288-pwmh0defaultN8^pwm disabledbus_intmem@ff700000 mmio-sramp Ypsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdsKQpower-controller!rockchip,rk3288-power-controllerhT KTQTpd_vio@9 8chgfdehilkjpd_hevc@11 8oppd_video@12 8pd_gpu@13 8reboot-modesyscon-reboot-mode RBRB'RB 7RBsyscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruvACHjk$#gׄeрxhрxhKQsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdwKAQAedp-phyrockchip,rk3288-dp-phy8h24mPokayK_Q_io-domains"rockchip,rk3288-io-voltage-domainokay[2ep~22OPusbphyrockchip,rk3288-usb-phyokayusb-phy@320P 8]phyclkKDQDusb-phy@334P48^phyclkKBQBusb-phy@348PH8_phyclkKCQCwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt8p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif hclkmclk8TrQwtx 6defaultRA disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5rQQwtxrxi2s_hclki2s_clk8RdefaultSokayKQcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 8}aclkhclksclkapb_pclk fcrypto-rstokayvop@ff930000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vop T def faxiahbdclk #UokayportK Q endpoint@0 *VKeQeendpoint@1 *WKaQaendpoint@2 *XK]Q]iommu@ff930300rockchip,iommu  vopb_mmu T  :okayKUQUvop@ff940000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vop T  faxiahbdclk #YokayportK Q endpoint@0 *ZKfQfendpoint@1 *[KbQbendpoint@2 *\K^Q^iommu@ff940300rockchip,iommu  vopl_mmu T  :okayKYQYmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ 8~d refpclk T A disabledportsportendpoint@0 *]KXQXendpoint@1 *^K\Q\dp@ff970000rockchip,rk3288-dp@ b8icdppclk_dpofdpAokaydefault`portsport@0endpoint@0 *aKWQWendpoint@1 *bK[Q[port@1endpoint *cKQhdmi@ff980000rockchip,rk3288-dw-hdmiA g8hm iahbisfr T okay Gdportsportendpoint@0 *eKVQVendpoint@1 *fKZQZmali@ffa300004rockchip,rk3288-maliarm,mali-t760arm,mali-midgard$ jobmmugpu8 Sg T okay ghgpu-opp-tableoperating-points-v2KgQgopp@100000000 s z~opp@200000000 s  z~opp@300000000 s zB@opp@400000000 sׄ zopp@500000000 se zOopp@600000000 s#F zinterrupt-controller@ffc01000 arm,gic-400    @ `   KQefuse@ffb40000rockchip,rockchip-efuse 8q pclk_efusecpu_leakage@17pinctrlrockchip,rk3288-pinctrlAYdefaultsleepij]ikgpio0@ff750000rockchip,gpio-banku Q8@    K0Q0gpio1@ff780000rockchip,gpio-bankx R8A    gpio2@ff790000rockchip,gpio-banky S8B    KwQwgpio3@ff7a0000rockchip,gpio-bankz T8C    gpio4@ff7b0000rockchip,gpio-bank{ U8D    K{Q{gpio5@ff7c0000rockchip,gpio-bank| V8E    K~Q~gpio6@ff7d0000rockchip,gpio-bank} W8F    KIQIgpio7@ff7e0000rockchip,gpio-bank~ X8G    K Q gpio8@ff7f0000rockchip,gpio-bank Y8H    hdmihdmi-ddc llvcc50-hdmi-en lKQpcfg-pull-up KmQmpcfg-pull-down KnQnpcfg-pull-none KlQlpcfg-pull-none-12ma   KpQpsleepglobal-pwroff lKiQiddrio-pwroff lddr0-retention mddr1-retention medpedp-hpd  nK`Q`i2c0i2c0-xfer llKEQEi2c1i2c1-xfer llK,Q,i2c2i2c2-xfer  l lKHQHi2c3i2c3-xfer llK-Q-i2c4i2c4-xfer llK.Q.i2c5i2c5-xfer llK3Q3i2s0i2s0-bus` llllllKSQSsdmmcsdmmc-clk oKQsdmmc-cmd oKQsdmmc-cd msdmmc-bus1 msdmmc-bus4@ ooooKQsdmmc-cd-disabled lKQsdmmc-cd-gpio lKQsdio0sdio0-bus1 msdio0-bus4@ ooooKQsdio0-cmd oKQsdio0-clk oKQsdio0-cd msdio0-wp msdio0-pwr msdio0-bkpwr msdio0-int mwifienable-h lKzQzbt-enable-l lKyQysdio1sdio1-bus1 msdio1-bus4@ mmmmsdio1-cd msdio1-wp msdio1-bkpwr msdio1-int msdio1-cmd msdio1-clk lsdio1-pwr  memmcemmc-clk oKQemmc-cmd oKQemmc-pwr  memmc-bus1 memmc-bus4@ mmmmemmc-bus8 ooooooooKQemmc-reset  lKvQvspi0spi0-clk  mKQspi0-cs0  mK"Q"spi0-tx mK Q spi0-rx mK!Q!spi0-cs1 mspi1spi1-clk  mK$Q$spi1-cs0  mK'Q'spi1-rx mK&Q&spi1-tx mK%Q%spi2spi2-cs1 mspi2-clk mK(Q(spi2-cs0 mK+Q+spi2-rx mK*Q*spi2-tx  mK)Q)uart0uart0-xfer mlK4Q4uart0-cts mK5Q5uart0-rts lK6Q6uart1uart1-xfer m lK7Q7uart1-cts  muart1-rts  luart2uart2-xfer mlK8Q8uart3uart3-xfer mlK9Q9uart3-cts  muart3-rts  luart4uart4-xfer  m lK:Q:uart4-cts muart4-rts ltsadcotp-gpio lK?Q?otp-out lK@Q@pwm0pwm0-pin lKKQKpwm1pwm1-pin lKLQLpwm2pwm2-pin lKMQMpwm3pwm3-pin lKNQNgmacrgmii-pins llllpppplll ppllrmii-pins llllllllllspdifspdif-tx  lKRQRpcfg-pull-none-drv-8ma  KoQopcfg-pull-up-drv-8ma  pcfg-output-high KrQrpcfg-output-low KqQqbuttonspwr-key-l mKsQsap-lid-int-l mKtQtpmicpmic-int-l mKFQFdvs-1  ndvs-2 nrebootap-warm-reset-h lKuQurecovery-switchrec-mode-l mtpmtpm-int-h lwrite-protectfw-wp-ap lcodechp-det mKQint-codec nKJQJmic-det  mKQheadsetts3a227e-int-l mK1Q1backlightbl-en lKQbl_pwr_en  lKQchargerac-present-ap mKQcros-ecec-int lK#Q#suspendsuspend-l-wake qKjQjsuspend-l-sleep rKkQktrackpadtrackpad-int mK/Q/usb-hosthost1-pwr-en lKQusbotg-pwren-h lKQbuck-5vdrv-5v lK}Q}lcdlcd-en lKQavdd-1v8-disp-en  lKQgpio-keys gpio-keysdefaultstpower 'Power j0 -t 8dlid 'Lid j0 - J 8gpio-restart gpio-restart j0 defaultu [emmc-pwrseqmmc-pwrseq-emmcvdefault dw KQsdio-pwrseqmmc-pwrseq-simple8x ext_clockdefaultyz d{KQvcc-5vregulator-fixed vcc_5v/CULK@mLK@ p| { default}KGQGvcc33-sysregulator-fixed  vcc33_sys/CU2Zm2Z p|KQvcc50-hdmiregulator-fixed  vcc50_hdmi/C pG { ~defaultsound!rockchip,rockchip-audio-max98090default VEYRON-I2S   I I  backlightpwm-backlight   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~ % >  Kdefault ^B@ c' pKQgpio-charger gpio-charger }mains j0defaultpanelinnolux,n116bgesimple-panelokay p portsportendpoint *KcQcvccsysregulator-fixed vccsysC/K|Q|vcc5-host1-regulatorregulator-fixed { 0 default  vcc5_host1/Cvcc5v-otg-regulatorregulator-fixed { 0 default  vcc5_host2/Cpanel-regulatorregulator-fixed { default panel_regulator  pKQvcc18-lcdregulator-fixed { w default  vcc18_lcd/C pbacklight-regulatorregulator-fixed { w default backlight_regulator p :KQ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsreset-namesdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcehid-descr-addrreg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-busoperating-points-v2mali-supplyopp-hzopp-microvoltinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typepriorityreset-gpiosvin-supplyenable-active-highgpiorockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecbrightness-levelsdefault-brightness-levelenable-gpiosbacklight-boot-offpwmspwm-delay-uspower-supplycharger-typebacklightstartup-delay-us