Ð þíDò8A,(Æ@ô,Sinlinx SinA33#2sinlinx,sina33allwinner,sun8i-a33chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd00c&(WUTb jdisabledaliasesq/soc@01c00000/serial@01c28000memoryymemory…@€timer2arm,armv7-timer0‰   ”n6¤cpusÈallwinner,sun8i-a23cpu@02arm,cortex-a7ycpu…cpu@12arm,cortex-a7ycpu…cpu@22arm,cortex-a7ycpu…cpu@32arm,cortex-a7ycpu…clocks=osc24M_clkÖ 2fixed-clock”n6ãosc24Mö ü osc32k_clkÖ 2fixed-clock”€ãosc32kö ü soc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun8i-a23-dma…À  ‰2c ö ü mmc@01c0f0002allwinner,sun7i-a20-mmc…Àð c<>=ahbmmcoutputsample"ahb ‰<jokay.default<FR\emmc@01c100002allwinner,sun7i-a20-mmc…Á c?A@ahbmmcoutputsample"ahb ‰= jdisabledmmc@01c110002allwinner,sun7i-a20-mmc…Á cBDCahbmmcoutputsample "ahb ‰>jokay.default<FRqnand@01c030002allwinner,sun4i-a10-nand…À0 ‰Fc;ahbmod "ahb jdisabledusb@01c19000…Ác" ‰Gmc ¥usb¯ jdisabled2allwinner,sun8i-a33-musbphy@01c19400cJKusb0_phyusb1_phy"usb0_resetusb1_resetjokay¶2allwinner,sun8i-a33-usb-phy…Á”Á¨Áphy_ctrlpmu1Ë öüusb@01c1a000&2allwinner,sun8i-a23-ehcigeneric-ehci…Á  ‰Hc# ¥usbjokayusb@01c1a400&2allwinner,sun8i-a23-ohcigeneric-ohci…Á¤ ‰Ic$N ¥usbjokayclock@01c20000…Âc  hoscloscÖÜ2allwinner,sun8i-a33-ccuöüpinctrl@01c20800…Âc0éù2allwinner,sun8i-a33-pinctrl‰öüuart0@0+PF2PF4:uart0M]uart1@0+PG6PG7:uart1M]uart1-cts-rts@0+PG8PG9:uart1M]mmc0@0+PF0PF1PF2PF3PF4PF5:mmc0M]öümmc1@0+PG0PG1PG2PG3PG4PG5:mmc1M]mmc2_8bit3+PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16:mmc2M]öüpwm0+PH0:pwm0M]i2c0@0+PH2PH3:i2c0M]i2c1@0+PH4PH5:i2c1M]i2c2@0 +PE12PE13:i2c2M]lcd-rgb666@0h+PD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27:lcd0M]uart0@1+PB0PB1:uart0M]ö ü ahci_pwr_pin@0+PB8 :gpio_outM]öüusb0_vbus_pin@0+PB9 :gpio_outM]öüusb1_vbus_pin@0+PH6 :gpio_outM]öüusb2_vbus_pin@0+PH3 :gpio_outM]öümmc0_cd_pin@0+PB4:gpio_inM]öütimer@01c20c002allwinner,sun4i-a10-timer…  ‰c watchdog@01c20ca02allwinner,sun6i-a31-wdt…    ‰pwm@01c214002allwinner,sun7i-a20-pwm… c l jdisabledlradc@01c228002allwinner,sun4i-a10-lradc-keys…Â( ‰jokaywbutton@200 ƒVolume Up‰s”œê#button@400 ƒVolume Down‰r”œøˆbutton@600ƒHome‰f”œ 'Àserial@01c280002snps,dw-apb-uart…€ ‰¤®c6#»  Àrxtxjokay.default< serial@01c284002snps,dw-apb-uart…„ ‰¤®c7$»  Àrxtx jdisabledserial@01c288002snps,dw-apb-uart…ˆ ‰¤®c8%»  Àrxtx jdisabledserial@01c28c002snps,dw-apb-uart…ÂŒ ‰¤®c9&» Àrxtx jdisabledserial@01c290002snps,dw-apb-uart… ‰¤®c:'» Àrxtx jdisabledi2c@01c2ac002allwinner,sun6i-a31-i2c…¬ ‰c3  jdisabledi2c@01c2b0002allwinner,sun6i-a31-i2c…° ‰c4! jdisabledi2c@01c2b4002allwinner,sun6i-a31-i2c…´ ‰c5" jdisabledinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic …ÈÈ È@ È` ù ‰ öürtc@01f000002allwinner,sun6i-a31-rtc…ðT‰()interrupt-controller@01f00c0c2allwinner,sun6i-a31-sc-nmiù…ð 8 ‰ öüprcm@01f014002allwinner,sun8i-a23-prcm…ðar100_clk2fixed-factor-clockÖÊÔc ãar100öüahb0_clk2fixed-factor-clockÖÊÔcãahb0öüapb0_clk2allwinner,sun8i-a23-apb0-clkÖcãapb0öüapb0_gates_clk#2allwinner,sun8i-a23-apb0-gates-clkÖc0ãapb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2cöüapb0_rst 2allwinner,sun6i-a31-clock-resetÜöücpucfg@01f01c002allwinner,sun8i-a23-cpuconfig…ðserial@01f028002snps,dw-apb-uart…ð( ‰&¤®c jdisabledpinctrl@01f02c002allwinner,sun8i-a23-r-pinctrl…ð, ‰-céùr_rsb+PL0PL1:s_rsbM]öür_uart@0+PL2PL3:s_uartM]rsb@01f034002allwinner,sun8i-a23-rsb…ð4 ‰'c”-ÆÀ.default<jokaypmic@3a32x-powers,axp223…£‰ßùregulatorsí ¸dcdc1vcc-3v0#-ÆÀ;-ÆÀöüdcdc2vdd-sys# » ;\Àdcdc3vdd-cpu# » ;\Àdcdc4dcdc4dcdc5 vcc-dram#ã`;ã`dc1swdc1swdc5ldo vdd-cpus# » ;\Àaldo1vcc-io#-ÆÀ;-ÆÀaldo2vdd-dll##Û°;(oaldo3 vcc-pll-avcc#)2à;2Z dldo1dldo1dldo2dldo2dldo3dldo3dldo4dldo4eldo1eldo1eldo2eldo2eldo3eldo3ldo_io0ldo_io0 jdisabledldo_io1ldo_io1 jdisabledrtc_ldo#-ÆÀ;-ÆÀvcc-rtcdrivevbus drivevbus jdisabledusb_power_supply!2x-powers,axp221-usb-power-supply jdisabledlcd-controller@01c0c0002allwinner,sun8i-a33-tcon…ÀÀ ‰Vc&W ahbtcon-ch0ãtcon-pixel-clock"lcd jdisabledportsport@0…endpoint@0…Söüport@1…crypto-engine@01c150002allwinner,sun4i-a10-crypto…ÁP ‰PcEahbmod"ahbdisplay-frontend@01e00000%2allwinner,sun8i-a33-display-frontend…à ‰]c)VS ahbmodram jdisabledöüportsport@1…endpoint@0…Söüdisplay-backend@01e60000$2allwinner,sun8i-a33-display-backend…æèÁbesat ‰_ c(UT.ahbmodramsat"besatcUsá£portsport@0…endpoint@0…Söüport@1…endpoint@0…Söüdrc@01e700002allwinner,sun8i-a33-drc…ç ‰[c-bR ahbmodramcbsá£portsport@0…endpoint@0…Söüport@1…endpoint@0…Söüdisplay-engine#2allwinner,sun8i-a33-display-engineˆ jdisabledahci-5v2regulator-fixed.default<ahci-5v#LK@;LK@œ®Á jdisabledusb0-vbus2regulator-fixed.default< usb0-vbus#LK@;LK@®Á  jdisabledusb1-vbus2regulator-fixed.default< usb1-vbus#LK@;LK@œ®Á jdisabledusb2-vbus2regulator-fixed.default< usb2-vbus#LK@;LK@œ®Á jdisabledvcc3v02regulator-fixedvcc3v0#-ÆÀ;-ÆÀvcc3v32regulator-fixedvcc3v3#2Z ;2Z vcc5v02regulator-fixedvcc5v0#LK@;LK@ö ü  #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusserial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-method#clock-cellsclock-output-nameslinux,phandleresets#dma-cellsclock-namesreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertednon-removablecap-mmc-hw-resetinterrupt-namesphysphy-namesextcon#phy-cellsreg-namesusb1_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pull#pwm-cellsvref-supplylabellinux,codechannelvoltagereg-shiftreg-io-widthdmasdma-namesclock-divclock-multeldoin-supplyx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltremote-endpointassigned-clocksassigned-clock-ratesallwinner,pipelinesregulator-boot-onenable-active-highgpio