K8G(TG`,INet-D978 Rev 02*2primux,inet-d978-rev2allwinner,sun8i-a33chosen=framebuffer@002allwinner,simple-framebuffersimple-framebuffer Dde_be0-lcd00W&(WUTb ^disabledealiasest/soc@01c00000/serial@01c28400memory|memory@timer2arm,armv7-timer0   n6cpusallwinner,sun8i-a23cpu@02arm,cortex-a7|cpucpu@12arm,cortex-a7|cpucpu@22arm,cortex-a7|cpucpu@32arm,cortex-a7|cpuclocks=osc24M_clk 2fixed-clockn6osc24Mosc32k_clk 2fixed-clockosc32ksoc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun8i-a23-dma  2Wmmc@01c0f0002allwinner,sun7i-a20-mmc W<>=ahbmmcoutputsample%ahb <^okay1default?IU_hmmc@01c100002allwinner,sun7i-a20-mmc W?A@ahbmmcoutputsample%ahb =^okay1default?I Utsdio_wifi@1mmc@01c110002allwinner,sun7i-a20-mmc WBDCahbmmcoutputsample %ahb > ^disablednand@01c030002allwinner,sun4i-a10-nand0 FW;ahbmod %ahb ^disabledusb@01c19000W" Gmc usb ^okay2allwinner,sun8i-a33-musbotgphy@01c19400WJKusb0_phyusb1_phy%usb0_resetusb1_reset^okay2allwinner,sun8i-a33-usb-phyphy_ctrlpmu11default?     usb@01c1a000&2allwinner,sun8i-a23-ehcigeneric-ehci HW# usb ^disabledusb@01c1a400&2allwinner,sun8i-a23-ohcigeneric-ohci IW$N usb ^disabledclock@01c20000W hosclosc2allwinner,sun8i-a33-ccupinctrl@01c20800W0 0A2allwinner,sun8i-a33-pinctrluart0@0MPF2PF4\uart0ouart1@0MPG6PG7\uart1ouart1-cts-rts@0MPG8PG9\uart1ommc0@0MPF0PF1PF2PF3PF4PF5\mmc0ommc1@0MPG0PG1PG2PG3PG4PG5\mmc1ommc2_8bit3MPC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16\mmc2opwm0MPH0\pwm0oi2c0@0MPH2PH3\i2c0oi2c1@0MPH4PH5\i2c1oi2c2@0 MPE12PE13\i2c2olcd-rgb666@0hMPD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27\lcd0ouart0@1MPB0PB1\uart0oahci_pwr_pin@0MPB8 \gpio_outo((usb0_vbus_pin@0MPB9 \gpio_outo))usb1_vbus_pin@0MPH6 \gpio_outo**usb2_vbus_pin@0MPH3 \gpio_outo++bl_en_pin@0MPH6\gpio_ino,,mmc0_cd_pin@0MPB4\gpio_inots_power_pin@0MPH1 \gpio_outousb0_id_detect_pin@0MPH8\gpio_ino  timer@01c20c002allwinner,sun4i-a10-timer Wwatchdog@01c20ca02allwinner,sun6i-a31-wdt  pwm@01c214002allwinner,sun7i-a20-pwm W^okay1default?--lradc@01c228002allwinner,sun4i-a10-lradc-keys( ^okaybutton@200 Volume Ups @button@400 Volume Downrserial@01c280002snps,dw-apb-uart€ W6#rxtx ^disabledserial@01c284002snps,dw-apb-uart„ W7$rxtx^okay1default?serial@01c288002snps,dw-apb-uartˆ W8%rxtx ^disabledserial@01c28c002snps,dw-apb-uartŒ W9&  rxtx ^disabledserial@01c290002snps,dw-apb-uart W:'  rxtx ^disabledi2c@01c2ac002allwinner,sun6i-a31-i2c¬ W3 ^okay1default?touchscreen@0 1default? ^disabledi2c@01c2b0002allwinner,sun6i-a31-i2c° W4!^okay1default?i2c@01c2b4002allwinner,sun6i-a31-i2c´ W5" ^disabledinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic  @ ` 0  rtc@01f000002allwinner,sun6i-a31-rtcT()interrupt-controller@01f00c0c2allwinner,sun6i-a31-sc-nmi0 8 prcm@01f014002allwinner,sun8i-a23-prcmar100_clk2fixed-factor-clockWar100ahb0_clk2fixed-factor-clockWahb0apb0_clk2allwinner,sun8i-a23-apb0-clkWapb0apb0_gates_clk#2allwinner,sun8i-a23-apb0-gates-clkW0apb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2capb0_rst 2allwinner,sun6i-a31-clock-resetcpucfg@01f01c002allwinner,sun8i-a23-cpuconfigserial@01f028002snps,dw-apb-uart( &W ^disabled1default?pinctrl@01f02c002allwinner,sun8i-a23-r-pinctrl, -W 0A//r_rsbMPL0PL1\s_rsbor_uart@0MPL2PL3\s_uartoled_pin_d978@0MPL5 \gpio_outo..rsb@01f034002allwinner,sun8i-a23-rsb4 'W-1default?^okaypmic@3a32x-powers,axp223  ,0regulatorsC dcdc1Vvcc-3v0ey--dcdc2Vvdd-sysey \dcdc3Vvdd-cpuey \dcdc4Vdcdc4dcdc5 Vvcc-dramey``dc1swVvcc-lcddc5ldo Vvdd-cpusey \aldo1Vvcc-ioey--aldo2Vvdd-dlley#۰(oaldo3 Vvcc-pll-avccey)22Zdldo1 Vvcc-wifiy2Z2Z  dldo2Vdldo2dldo3Vdldo3dldo4Vdldo4eldo1Veldo1eldo2Veldo2eldo3Veldo3ldo_io0Vldo_io0 ^disabledldo_io1Vldo_io1 ^disabledrtc_ldoey--Vvcc-rtcdrivevbus Vusb0-vbus^okay  usb_power_supply!2x-powers,axp221-usb-power-supply^okay  lcd-controller@01c0c0002allwinner,sun8i-a33-tcon VW&W ahbtcon-ch0tcon-pixel-clock%lcd ^disabledportsport@0endpoint@0!&&port@1crypto-engine@01c150002allwinner,sun4i-a10-cryptoP PWEahbmod%ahbdisplay-frontend@01e00000%2allwinner,sun8i-a33-display-frontend ]W)VS ahbmodram ^disabled''portsport@1endpoint@0"##display-backend@01e60000$2allwinner,sun8i-a33-display-backendbesat _ W(UT.ahbmodramsat%besatUportsport@0endpoint@0#""port@1endpoint@0$%%drc@01e700002allwinner,sun8i-a33-drc [W-bR ahbmodrambportsport@0endpoint@0%$$port@1endpoint@0&!!display-engine#2allwinner,sun8i-a33-display-engine' ^disabledahci-5v2regulator-fixed1default?(Vahci-5vyLK@LK@ ^disabledusb0-vbus2regulator-fixed1default?) Vusb0-vbusyLK@LK@  ^disabledusb1-vbus2regulator-fixed1default?* Vusb1-vbusyLK@LK@ ^disabledusb2-vbus2regulator-fixed1default?+ Vusb2-vbusyLK@LK@ ^disabledvcc3v02regulator-fixedVvcc3v0y--vcc3v32regulator-fixedVvcc3v3y2Z2Zvcc5v02regulator-fixedVvcc5v0yLK@LK@  backlight2pwm-backlight1default?,-P, (2<FPZd.Gleds 2gpio-leds1default?.homed978:blue:homeb/ #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesallwinner,pipelineclocksstatusvcc-lcd-supplyserial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-method#clock-cellsclock-output-nameslinux,phandleresets#dma-cellsclock-namesreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertednon-removableinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb0_id_det-gpiousb0_vbus_power-supplyusb0_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pull#pwm-cellsvref-supplylabellinux,codechannelvoltagereg-shiftreg-io-widthdmasdma-namespower-gpiosclock-divclock-multeldoin-supplydrivevbus-supplyx-powers,drive-vbus-enx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltremote-endpointassigned-clocksassigned-clock-ratesallwinner,pipelinesregulator-boot-onenable-active-highpwmsbrightness-levelsdefault-brightness-levelenable-gpios