Q8M(M,Olimex A10s-Olinuxino Micro12olimex,a10s-olinuxino-microallwinner,sun5i-a10schosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi$c$+, jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0c$, jdisabledframebuffer@202allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-tve0$c"$, jdisabledaliases q/soc@01c00000/ethernet@01c0b000{/soc@01c00000/serial@01c28000/soc@01c00000/serial@01c28800/soc@01c00000/serial@01c28c00memorymemorycpuscpu@0cpu2arm,cortex-a8cclocks=dummy 2fixed-clock  clk@01c200502allwinner,sun4i-a10-osc-clkPn6osc24Mosc3M_clk2fixed-factor-clockcosc3Mclk@0 2fixed-clockosc32k  clk@01c200002allwinner,sun4i-a10-pll1-clkcpll1  clk@01c200082allwinner,sun5i-a13-pll2-clkc pll2-1xpll2-2xpll2-4xpll2-8xclk@01c200102allwinner,sun4i-a10-pll3-clkcpll3pll3x2_clk32allwinner,sun4i-a10-pll3-2x-clkfixed-factor-clockcpll3-2xclk@01c200182allwinner,sun4i-a10-pll1-clkcpll4clk@01c200202allwinner,sun4i-a10-pll5-clk cpll5_ddrpll5_otherclk@01c200282allwinner,sun4i-a10-pll6-clk(cpll6_satapll6_otherpll6  clk@01c200302allwinner,sun4i-a10-pll3-clk0cpll7pll7x2_clk2fixed-factor-clockcpll7-2xcpu@01c200542allwinner,sun4i-a10-cpu-clkTc  cpuaxi@01c200542allwinner,sun4i-a10-axi-clkTcaxi  ahb@01c200542allwinner,sun5i-a13-ahb-clkTc  ahb apb0@01c200542allwinner,sun4i-a10-apb0-clkTcapb0clk@01c200582allwinner,sun4i-a10-apb1-clkXc  apb1clk@01c2005c"2allwinner,sun4i-a10-axi-gates-clk\c  axi_dramclk@01c200802allwinner,sun4i-a10-mod0-clkc nandclk@01c200842allwinner,sun4i-a10-mod0-clkc msclk@01c200882allwinner,sun4i-a10-mmc-clkc mmc0mmc0_outputmmc0_sampleclk@01c2008c2allwinner,sun4i-a10-mmc-clkc mmc1mmc1_outputmmc1_sampleclk@01c200902allwinner,sun4i-a10-mmc-clkc mmc2mmc2_outputmmc2_sampleclk@01c200982allwinner,sun4i-a10-mod0-clkc tsclk@01c2009c2allwinner,sun4i-a10-mod0-clkc ssclk@01c200a02allwinner,sun4i-a10-mod0-clkc spi0clk@01c200a42allwinner,sun4i-a10-mod0-clkc spi1clk@01c200a82allwinner,sun4i-a10-mod0-clkc spi2$$clk@01c200b02allwinner,sun4i-a10-mod0-clkc ir0clk@01c200cc+2allwinner,sun5i-a13-usb-clkc usb_ohci0usb_phy  clk@01c201402allwinner,sun4i-a10-codec-clk@ccodec))clk@01c2015c2allwinner,sun5i-a13-mbus-clk\c mbusclk@01c20060#2allwinner,sun5i-a10s-ahb-gates-clk`cl  "$(+,.34ahb_usbotgahb_ehciahb_ohciahb_ssahb_dmaahb_bistahb_mmc0ahb_mmc1ahb_mmc2ahb_nandahb_sdramahb_emacahb_tsahb_spi0ahb_spi1ahb_spi2ahb_gpsahb_stimerahb_veahb_tveahb_lcdahb_csiahb_hdmiahb_de_beahb_de_feahb_iepahb_mali400clk@01c20068$2allwinner,sun5i-a10s-apb0-gates-clkhc 1apb0_codecapb0_iisapb0_pioapb0_irapb0_keypad''clk@01c2006c$2allwinner,sun5i-a10s-apb1-gates-clklcJapb1_i2c0apb1_i2c1apb1_i2c2apb1_uart0apb1_uart1apb1_uart2apb1_uart3**soc@01c00000 2simple-bus=sram-controller@01c00000$2allwinner,sun4i-a10-sram-controller0=sram@00000000 2mmio-sram =sram-section@80002allwinner,sun4i-a10-sram-a3-a4@jokay//sram@00010000 2mmio-sram =sram-section@00002allwinner,sun4i-a10-sram-djokaydma-controller@01c020002allwinner,sun4i-a10-dma 8cCspi@01c050002allwinner,sun4i-a10-spiP8  cNahbmodZ_rxtx jdisabledspi@01c060002allwinner,sun4i-a10-spi`8  cNahbmodZ _rxtx jdisabledmmc@01c0f0002allwinner,sun5i-a13-mmc cNahbmmcoutputsample8 jokayidefaultwmmc@01c100002allwinner,sun5i-a13-mmc c Nahbmmcoutputsample8!jokayidefaultw mmc@01c110002allwinner,sun5i-a13-mmc c Nahbmmcoutputsample8" jdisabledusb@01c130002allwinner,sun4i-a10-musb0c8&mcusbjokayotgphy@01c134002allwinner,sun5i-a13-usb-phy4Hphy_ctrlpmu1c Nusb_phy usb0_resetusb1_resetjokayidefaultw! ""3#usb@01c14000&2allwinner,sun5i-a13-ehcigeneric-ehci@8'cusbjokayusb@01c14400&2allwinner,sun5i-a13-ohcigeneric-ohciD8(c usbjokayspi@01c170002allwinner,sun4i-a10-spip8  c$NahbmodZ_rxtxjokayidefaultw%&interrupt-controller@01c204002allwinner,sun4i-a10-icDYpinctrl@01c208008c'jDYz2allwinner,sun5i-a10s-pinctrli2c0@0PB0PB1i2c0,,i2c1@0 PB15PB16i2c1--i2c2@0 PB17PB18i2c2..mmc0@0PF0PF1PF2PF3PF4PF5mmc0mmc2@0.PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15mmc2uart3@0 PG9PG10uart3++uart3-cts-rts@0 PG11PG12uart3pwm0PB2pwmuart0@0 PB19PB20uart022uart2@0 PC18PC19uart233emac0@0KPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16emac00emac0@1XPD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27emacmmc1@0PG3PG4PG5PG6PG7PG8mmc1spi2@0PB12PB13PB14spi2%%spi2_cs0@0PB11spi2&&ahci_pwr_pin@0PB8 gpio_out44usb0_vbus_pin@0PG11 gpio_out55usb1_vbus_pin@0PB10 gpio_out66usb2_vbus_pin@0PH3 gpio_out77mmc0_cd_pin@0PG1gpio_inmmc1_cd_pin@0PG13gpio_inled_pins@0PE3 gpio_out88usb0_id_detect_pin@0PG12gpio_in!!timer@01c20c002allwinner,sun4i-a10-timer 8cwatchdog@01c20c902allwinner,sun4i-a10-wdt lradc@01c228002allwinner,sun4i-a10-lradc-keys(8jokay(button@191 Volume Ups*button@392 Volume Downrbutton@601Menu ,?button@795Enter !button@987Homecodec@01c22c002allwinner,sun4i-a10-codec,@8 c') NapbcodecZ_rxtx jdisabledeeprom@01c238002allwinner,sun4i-a10-sid8rtp@01c250002allwinner,sun5i-a13-tsP8serial@01c284002snps,dw-apb-uart„8%c* jdisabledserial@01c28c002snps,dw-apb-uartŒ8%c*jokayidefaultw+i2c@01c2ac002allwinner,sun4i-a10-i2c¬8c*jokayidefaultw,pmic@30082x-powers,axp152DYi2c@01c2b0002allwinner,sun4i-a10-i2c°8c*jokayidefaultw-at24@50 2atmel,24c162P;i2c@01c2b4002allwinner,sun4i-a10-i2c´8 c*jokayidefaultw.timer@01c600002allwinner,sun5i-a13-hstimer8RScethernet@01c0b0002allwinner,sun4i-a10-emac87c/jokayidefaultw0E1mdio@01c0b0802allwinner,sun4i-a10-mdiojokayethernet-phy@111pwm@01c20e002allwinner,sun5i-a10s-pwm cI jdisabledserial@01c280002snps,dw-apb-uart€8%c*jokayidefaultw2serial@01c288002snps,dw-apb-uartˆ8%c*jokayidefaultw3ahci-5v2regulator-fixedidefaultw4Tahci-5vcLK@{LK@ jdisabledusb0-vbus2regulator-fixedidefaultw5 Tusb0-vbuscLK@{LK@ jokay""usb1-vbus2regulator-fixedidefaultw6 Tusb1-vbuscLK@{LK@ jokay##usb2-vbus2regulator-fixedidefaultw7 Tusb2-vbuscLK@{LK@ jdisabledvcc3v02regulator-fixedTvcc3v0c-{-((vcc3v32regulator-fixedTvcc3v3c2Z{2Zvcc5v02regulator-fixedTvcc5v0cLK@{LK@leds 2gpio-ledsidefaultw8greena10s-olinuxino-micro:green:usron #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0serial1serial2device_typereg#clock-cellsclock-frequencylinux,phandleclock-output-namesclock-divclock-multassigned-clocksassigned-clock-parentsclock-indices#reset-cellsinterrupts#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedinterrupt-namesphysphy-namesextconallwinner,sramdr_mode#phy-cellsreg-namesresetsreset-namesusb0_id_det-gpiousb0_vbus-supplyusb1_vbus-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pullvref-supplylabellinux,codechannelvoltage#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthpagesizeread-onlyphy#pwm-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highdefault-state