Ð þíOñ8KL(¥K(,haoyu,marsboard-rk3066rockchip,rk3066a7MarsBoard RK3066chosenaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000memoryœmemory¨`@amba ,simple-bus¬dma-controller@20018000,arm,pl330arm,primecell¨ €@³¾ÉäÀ ëapb_pclk÷0ý0dma-controller@2001c000,arm,pl330arm,primecell¨ À@³¾ÉäÀ ëapb_pclk disableddma-controller@20078000,arm,pl330arm,primecell¨ €@³¾ÉäÁ ëapb_pclk÷%ý%oscillator ,fixed-clock n6)xin24ml2-cache-controller@10138000,arm,pl310-cache¨€<J÷.ý.scu@1013c000,arm,cortex-a9-scu¨Àglobal-timer@1013c200,arm,cortex-a9-global-timer¨  ³ älocal-timer@1013c600,arm,cortex-a9-twd-timer¨Æ  ³ äinterrupt-controller@1013d000,arm,cortex-a9-gicVk¨ÐÁ÷ýserial@10124000,snps,dw-apb-uart¨@ ³"|†ëbaudclkapb_pclkä@Lokay“default¡serial@10126000,snps,dw-apb-uart¨` ³#|†ëbaudclkapb_pclkäAMokay“default¡usb@10180000,rockchip,rk3066-usbsnps,dwc2¨ ³äÃëotg«otg³ÅÔ€€@@ ãí òusb2-phyokayusb@101c0000 ,snps,dwc2¨ ³äÉëotg«hostí òusb2-phyokayethernet@10204000,rockchip,rk3066-emac¨ @< ³üäÄD ëhclkmacref drmiiokay “default ¡ ethernet-phy@0¨ ³÷ýdwmmc@10214000,rockchip,rk2928-dw-mshc¨!@ ³äÀHëbiuciu+okay“default¡6dwmmc@10218000,rockchip,rk2928-dw-mshc¨!€ ³äÁIëbiuciu+ disabled“default¡dwmmc@1021c000,rockchip,rk2928-dw-mshc¨!À ³äÂJëbiuciu+ disabledpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd¨ @reboot-mode,syscon-reboot-modeB@IRBÃURBÃcRBà sRBÃgrf@20008000,syscon¨ €÷ýi2c@2002d000,rockchip,rk3066-i2c¨ Ð ³(üëi2cäP disabled“default¡i2c@2002f000,rockchip,rk3066-i2c¨ ð ³)üäQëi2cokay“default¡ €tps@2d¨-³‹—£¯»ÇÓ ,ti,tps65910regulatorsregulator@0àvcc_rtcï¨vrtcregulator@1àvcc_ioï¨vio÷ýregulator@2àvdd_arm 'À0ã`Hï¨vdd1regulator@3àvcc_ddr 'À0ã`Hï¨vdd2regulator@5 àvcc18_cifï¨vdig1regulator@6àvdd_11ï¨vdig2regulator@7àvcc_25ï¨vpllregulator@8àvcc_18ï¨vdacregulator@9 àvcc25_hdmiï¨ vaux1regulator@10àvcca_33ï¨ vaux2regulator@11 àvcc_rmii¨ vaux33÷ ý regulator@12 àvcc28_cifï¨ vmmcregulator@4¨vdd3regulator@13¨ vbbpwm@20030000,rockchip,rk2928-pwm¨ ZäF disabled“default¡pwm@20030010,rockchip,rk2928-pwm¨ ZäF disabled“default¡watchdog@2004c000 ,rockchip,rk3066-wdtsnps,dw-wdt¨ ÀäK ³3okaypwm@20050020,rockchip,rk2928-pwm¨  ZäG disabled“default¡pwm@20050030,rockchip,rk2928-pwm¨ 0ZäGokay“default¡÷5ý5i2c@20056000,rockchip,rk3066-i2c¨ ` ³*üäRëi2c disabled“default¡ i2c@2005a000,rockchip,rk3066-i2c¨   ³+üäSëi2c disabled“default¡!i2c@2005e000,rockchip,rk3066-i2c¨ à ³4üäTëi2c disabled“default¡"serial@20064000,snps,dw-apb-uart¨ @ ³$|†ëbaudclkapb_pclkäBNokay“default¡#serial@20068000,snps,dw-apb-uart¨ € ³%|†ëbaudclkapb_pclkäCOokay“default¡$saradc@2006c000,rockchip,saradc¨ À ³eäGJësaradcapb_pclkwW ~saradc-apb disabledspi@20070000,rockchip,rk3066-spiäEHëspiclkapb_pclk ³&¨ Š% % txrx disabled“default¡&'()spi@20074000,rockchip,rk3066-spiäFIëspiclkapb_pclk ³'¨ @Š% % txrx disabled“default¡*+,-cpus™rockchip,rk3066-smpcpu@0œcpu,arm,cortex-a9§.¨8¸›@Ö O€íØa€*ˆ s€*ˆ 'ÀÈà°ÀÈàÂÀg8Éœ@äcpu@1œcpu,arm,cortex-a9§.¨sram@10080000 ,mmio-sram¨ ¬smp-sram@0,rockchip,rk3066-smp-sram¨Pi2s@10118000,rockchip,rk3066-i2s¨€  ³“default¡/Š00txrxëi2s_hclki2s_clkäÆK×ò disabledi2s@1011a000,rockchip,rk3066-i2s¨   ³ “default¡1Š00txrxëi2s_hclki2s_clkäÇL×ò disabledi2s@1011c000,rockchip,rk3066-i2s¨À  ³“default¡2Š0 0 txrxëi2s_hclki2s_clkäÈM×ò disabledclock-controller@20000000,rockchip,rk3066a-cru¨ ü ÷ýtimer@2000e000,snps,dw-apb-timer-osc¨ à ³.äVD ëtimerpclkefuse@20010000,rockchip,rockchip-efuse¨ @ä[ ëpclk_efusecpu_leakage@17¨timer@20038000,snps,dw-apb-timer-osc¨ € ³,äTB ëtimerpclktimer@2003a000,snps,dw-apb-timer-osc¨   ³-äUC ëtimerpclktsadc@20060000,rockchip,rk3066-tsadc¨ ä]]ësaradcapb_pclk ³ewW ~saradc-apb disabledphy1,rockchip,rk3066a-usb-phyrockchip,rk3288-usb-phyüokayusb-phy@17c¨|äQëphyclk÷ýusb-phy@188¨ˆäRëphyclk÷ýpinctrl,rockchip,rk3066a-pinctrlü¬gpio0@20034000,rockchip,gpio-bank¨ @ ³6äU$4Vkgpio1@2003c000,rockchip,gpio-bank¨ À ³7äV$4Vk÷ ý gpio2@2003e000,rockchip,gpio-bank¨ à ³8äW$4Vkgpio3@20080000,rockchip,gpio-bank¨  ³9äX$4Vk÷6ý6gpio4@20084000,rockchip,gpio-bank¨ @ ³:äY$4Vkgpio6@2000a000,rockchip,gpio-bank¨   ³<äZ$4Vk÷ýpcfg_pull_default@÷4ý4pcfg_pull_noneV÷3ý3emacemac-xfer€c33333333÷ ý emac-mdio c33÷ ý emmcemmc-clkc4emmc-cmdc 4emmc-rstc 4i2c0i2c0-xfer c33÷ýi2c1i2c1-xfer c33÷ýi2c2i2c2-xfer c33÷ ý i2c3i2c3-xfer c33÷!ý!i2c4i2c4-xfer c33÷"ý"pwm0pwm0-outc3÷ýpwm1pwm1-outc3÷ýpwm2pwm2-outc3÷ýpwm3pwm3-outc3÷ýspi0spi0-clkc4÷&ý&spi0-cs0c4÷)ý)spi0-txc4÷'ý'spi0-rxc4÷(ý(spi0-cs1c4spi1spi1-clkc4÷*ý*spi1-cs0c4÷-ý-spi1-rxc4÷,ý,spi1-txc4÷+ý+spi1-cs1c4uart0uart0-xfer c44÷ýuart0-ctsc4uart0-rtsc4uart1uart1-xfer c44÷ýuart1-ctsc4uart1-rtsc4uart2uart2-xfer c4 4÷#ý#uart3uart3-xfer c44÷$ý$uart3-ctsc4uart3-rtsc4sd0sd0-clkc4÷ýsd0-cmdc 4÷ýsd0-cdc4÷ýsd0-wpc4sd0-bus-width1c 4sd0-bus-width4@c 4 4 4 4÷ýsd1sd1-clkc4÷ýsd1-cmdc4÷ýsd1-cdc4÷ýsd1-wpc4sd1-bus-width1c4sd1-bus-width4@c4444÷ýi2s0i2s0-busc44 4 4 4 4 444÷/ý/i2s1i2s1-bus`c444444÷1ý1i2s2i2s2-bus`c444444÷2ý2lan8720aphy-intc3÷ ý vdd-log,pwm-regulator q5èàvdd_logO€0O€ïvB@dO€*okaysdmmc-regulator,regulator-fixed àsdmmc-supply-ÆÀ0-ÆÀ „6‰† š÷ývsys-regulator,regulator-fixedàvsysLK@0LK@H÷ý #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1device_typeregrangesinterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-nameslinux,phandlestatusclock-frequency#clock-cellsclock-output-namescache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaphysphy-namesrockchip,grfmax-speedphy-modephyphy-supplyfifo-depthvmmc-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loadervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-always-onregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-boot-on#pwm-cells#io-channel-cellsresetsreset-namesdmasdma-namesenable-methodnext-level-cacheoperating-pointsclock-latencyrockchip,playback-channelsrockchip,capture-channels#reset-cells#phy-cellsgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinspwmsvoltage-tablegpiostartup-delay-usvin-supply