8(ɼ6compulab,omap5-sbc-t54compulab,omap5-cm-t54ti,omap5&7CompuLab CM-T54 on SB-T54chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000 /connector0 /connector1 /displaycpuscpu@0cpuarm,cortex-a15B@,`cpu"(cpu@1cpuarm,cortex-a15thermal-zonescpu_thermal0FTtripscpu_alertdppassive"(cpu_critdHp criticalcooling-mapsmap0{ gpu_thermal0FTtripsgpu_critdHp criticalcore_thermal0FTtripscore_critdHp criticaltimerarm,armv7-timer0   &pmuarm,cortex-a15-pmuinterrupt-controller@48211000arm,cortex-a15-gic@H!H! H!@ H!` &"(interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpuH(&"(socti,omap-inframpu ti,omap4-mpumpuocpti,omap5-l3-nocsimple-busl3_main_1l3_main_2l3_main_30D D0E@  l4@4a000000ti,omap5-l4-cfgsimple-bus J"scm@2000ti,omap5-scm-coresimple-bus   scm_conf@0syscon"(scm@2800%ti,omap5-scm-padconf-coresimple-bus (pinmux@40 ti,omap5-padconfpinctrl-single@default pinmux_led_gpio_pins)p" ( pinmux_i2c1_pins)"k(kpinmux_i2c2_pins)xz"m(mpinmux_mmc1_pins0)"t(tpinmux_mmc2_pinsP)  "x(xpinmux_mmc3_pins0)dfhjln"z(zpinmux_wlan_gpios_pins)\^"{({pinmux_usbhost_pins0)hv" ( pinmux_dss_hdmi_pins)"(pinmux_lcd_pins)2"(pinmux_hdmi_conn_pins)"(pinmux_dss_dpi_pins)"(pinmux_mcspi1_pins )"o(opinmux_i2c4_pins)"n(npinmux_mmc1_aux_pins)46"u(uomap5_padconf_global@5a0sysconsimple-bus " ( pbias_regulator@60ti,pbias-omap5ti,pbias-omap`= pbias_mmc_omap5Dpbias_mmc_omap5Sw@k-"s(scm_core_aon@4000ti,omap5-cm-core-aon@ clockspad_clks_src_ck fixed-clock" ( pad_clks_ck@108ti,gate-clock "(((secure_32k_clk_src_ck fixed-clockslimbus_src_clk fixed-clock" ( slimbus_clk@108ti,gate-clock  ""("sys_32k_ck fixed-clock"-(-virt_12000000_ck fixed-clock"K(Kvirt_13000000_ck fixed-clock]@"L(Lvirt_16800000_ck fixed-clockY"M(Mvirt_19200000_ck fixed-clock$"N(Nvirt_26000000_ck fixed-clock"O(Ovirt_27000000_ck fixed-clock"P(Pvirt_38400000_ck fixed-clockI"Q(Qxclk60mhsp1_ck fixed-clock"A(Axclk60mhsp2_ck fixed-clock"C(Cdpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock"(dpll_abe_x2_ckti,omap4-dpll-x2-clock"(dpll_abe_m2x2_ck@1f0ti,divider-clock"(abe_24m_fclkfixed-factor-clock"$($abe_clk@108ti,divider-clock"#(#abe_iclk@528ti,divider-clock(abe_lp_clk_divfixed-factor-clock"R(Rdpll_abe_m3x2_ck@1f4ti,divider-clock"(dpll_core_byp_mux@12c ti,mux-clock,"(dpll_core_ck@120ti,omap4-dpll-core-clock $,("(dpll_core_x2_ckti,omap4-dpll-x2-clock"(dpll_core_h21x2_ck@150ti,divider-clock?P"(c2c_fclkfixed-factor-clock"(c2c_iclkfixed-factor-clockdpll_core_h11x2_ck@138ti,divider-clock?8dpll_core_h12x2_ck@13cti,divider-clock?<"(dpll_core_h13x2_ck@140ti,divider-clock?@dpll_core_h14x2_ck@144ti,divider-clock?D"F(Fdpll_core_h22x2_ck@154ti,divider-clock?Tdpll_core_h23x2_ck@158ti,divider-clock?Xdpll_core_h24x2_ck@15cti,divider-clock?\dpll_core_m2_ck@130ti,divider-clock0dpll_core_m3x2_ck@134ti,divider-clock4"T(Tiva_dpll_hs_clk_divfixed-factor-clock"(dpll_iva_byp_mux@1ac ti,mux-clock"(dpll_iva_ck@1a0ti,omap4-dpll-clock"(dpll_iva_x2_ckti,omap4-dpll-x2-clock"(dpll_iva_h11x2_ck@1b8ti,divider-clock?dpll_iva_h12x2_ck@1bcti,divider-clock?mpu_dpll_hs_clk_divfixed-factor-clock" ( dpll_mpu_ck@160ti,omap5-mpu-dpll-clock `dlh"(dpll_mpu_m2_ck@170ti,divider-clockpper_dpll_hs_clk_divfixed-factor-clock".(.usb_dpll_hs_clk_divfixed-factor-clock"4(4l3_iclk_div@100ti,divider-clock"!(!gpu_l3_iclkfixed-factor-clock!l4_root_clk_div@100ti,divider-clock!slimbus1_slimbus_clk@560ti,gate-clock" `aess_fclk@528ti,divider-clock#("(dmic_sync_mux_ck@538 ti,mux-clock $%&8"'('dmic_gfclk@538 ti,mux-clock '("8mcasp_sync_mux_ck@540 ti,mux-clock $%&@")()mcasp_gfclk@540 ti,mux-clock )("@mcbsp1_sync_mux_ck@548 ti,mux-clock $%&H"*(*mcbsp1_gfclk@548 ti,mux-clock *("Hmcbsp2_sync_mux_ck@550 ti,mux-clock $%&P"+(+mcbsp2_gfclk@550 ti,mux-clock +("Pmcbsp3_sync_mux_ck@558 ti,mux-clock $%&X",(,mcbsp3_gfclk@558 ti,mux-clock ,("Xtimer5_gfclk_mux@568 ti,mux-clock%-htimer6_gfclk_mux@570 ti,mux-clock%-ptimer7_gfclk_mux@578 ti,mux-clock%-xtimer8_gfclk_mux@580 ti,mux-clock%-dummy_ck fixed-clockclockdomainscm_core@8000ti,omap5-cm-core0clocksdpll_per_byp_mux@14c ti,mux-clock.L"/(/dpll_per_ck@140ti,omap4-dpll-clock/@DLH"0(0dpll_per_x2_ckti,omap4-dpll-x2-clock0"1(1dpll_per_h11x2_ck@158ti,divider-clock1?X"7(7dpll_per_h12x2_ck@15cti,divider-clock1?\"<(<dpll_per_h14x2_ck@164ti,divider-clock1?d"G(Gdpll_per_m2_ck@150ti,divider-clock0P"9(9dpll_per_m2x2_ck@150ti,divider-clock1P"8(8dpll_per_m3x2_ck@154ti,divider-clock1T"U(Udpll_unipro1_ck@200ti,omap4-dpll-clock "2(2dpll_unipro1_clkdcoldofixed-factor-clock2">(>dpll_unipro1_m2_ck@210ti,divider-clock2"?(?dpll_unipro2_ck@1c0ti,omap4-dpll-clock"3(3dpll_unipro2_clkdcoldofixed-factor-clock3dpll_unipro2_m2_ck@1d0ti,divider-clock3dpll_usb_byp_mux@18c ti,mux-clock4"5(5dpll_usb_ck@180ti,omap4-dpll-j-type-clock5"6(6dpll_usb_clkdcoldofixed-factor-clock6"E(Edpll_usb_m2_ck@190ti,divider-clock6":(:func_128m_clkfixed-factor-clock7"H(Hfunc_12m_fclkfixed-factor-clock8func_24m_clkfixed-factor-clock9"&(&func_48m_fclkfixed-factor-clock8";(;func_96m_fclkfixed-factor-clock8"=(=l3init_60m_fclk@104ti,divider-clock:"@(@dss_32khz_clk@1420ti,gate-clock-  dss_48mhz_clk@1420ti,gate-clock;  "(dss_dss_clk@1420ti,gate-clock< "(dss_sys_clk@1420ti,gate-clock%  "(gpio2_dbclk@1060ti,gate-clock-`gpio3_dbclk@1068ti,gate-clock-hgpio4_dbclk@1070ti,gate-clock-pgpio5_dbclk@1078ti,gate-clock-xgpio6_dbclk@1080ti,gate-clock-gpio7_dbclk@1110ti,gate-clock-gpio8_dbclk@1118ti,gate-clock-iss_ctrlclk@1320ti,gate-clock= lli_txphy_clk@f20ti,gate-clock> lli_txphy_ls_clk@f20ti,gate-clock?  mmc1_32khz_clk@1628ti,gate-clock-(sata_ref_clk@1688ti,gate-clock"(usb_host_hs_hsic480m_p1_clk@1658ti,gate-clock: Xusb_host_hs_hsic480m_p2_clk@1658ti,gate-clock:Xusb_host_hs_hsic480m_p3_clk@1658ti,gate-clock:Xusb_host_hs_hsic60m_p1_clk@1658ti,gate-clock@ Xusb_host_hs_hsic60m_p2_clk@1658ti,gate-clock@ Xusb_host_hs_hsic60m_p3_clk@1658ti,gate-clock@Xutmi_p1_gfclk@1658 ti,mux-clock@AX"B(Busb_host_hs_utmi_p1_clk@1658ti,gate-clockBXutmi_p2_gfclk@1658 ti,mux-clock@CX"D(Dusb_host_hs_utmi_p2_clk@1658ti,gate-clockD Xusb_host_hs_utmi_p3_clk@1658ti,gate-clock@ Xusb_otg_ss_refclk960m@16f0ti,gate-clockE"(usb_phy_cm_clk32k@640ti,gate-clock-@"(usb_tll_hs_usb_ch0_clk@1668ti,gate-clock@husb_tll_hs_usb_ch1_clk@1668ti,gate-clock@ husb_tll_hs_usb_ch2_clk@1668ti,gate-clock@ hfdif_fclk@1328ti,divider-clock7(gpu_core_gclk_mux@1520 ti,mux-clockFG gpu_hyd_gclk_mux@1520 ti,mux-clockFG hsi_fclk@1638ti,divider-clock88mmc1_fclk_mux@1628 ti,mux-clockH8("I(Immc1_fclk@1628ti,divider-clockI(mmc2_fclk_mux@1630 ti,mux-clockH80"J(Jmmc2_fclk@1630ti,divider-clockJ0timer10_gfclk_mux@1028 ti,mux-clock-(timer11_gfclk_mux@1030 ti,mux-clock-0timer2_gfclk_mux@1038 ti,mux-clock-8timer3_gfclk_mux@1040 ti,mux-clock-@timer4_gfclk_mux@1048 ti,mux-clock-Htimer9_gfclk_mux@1050 ti,mux-clock-Pclockdomainsl3init_clkdmti,clockdomain6l4@4ae00000ti,omap5-l4-wkupsimple-bus Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000 ti,omap5-prm`0  clockssys_clkin@110 ti,mux-clockKLMNOPQ"(abe_dpll_bypass_clk_mux@108 ti,mux-clock-"(abe_dpll_clk_mux@10c ti,mux-clock- "(custefuse_sys_gfclk_divfixed-factor-clockdss_syc_gfclk_divfixed-factor-clock"%(%wkupaon_iclk_mux@108 ti,mux-clockR"S(Sl3instr_ts_gclk_divfixed-factor-clockSgpio1_dbclk@1938ti,gate-clock-8timer1_gfclk_mux@1940 ti,mux-clock-@clockdomainsscrm@a000ti,omap5-scrm clocksauxclk0_src_gate_ck@310 ti,composite-no-wait-gate-clockT"V(Vauxclk0_src_mux_ck@310ti,composite-mux-clock TU"W(Wauxclk0_src_ckti,composite-clockVW"X(Xauxclk0_ck@310ti,divider-clockX"e(eauxclk1_src_gate_ck@314 ti,composite-no-wait-gate-clockT"Y(Yauxclk1_src_mux_ck@314ti,composite-mux-clock TU"Z(Zauxclk1_src_ckti,composite-clockYZ"[([auxclk1_ck@314ti,divider-clock["f(fauxclk2_src_gate_ck@318 ti,composite-no-wait-gate-clockT"\(\auxclk2_src_mux_ck@318ti,composite-mux-clock TU"](]auxclk2_src_ckti,composite-clock\]"^(^auxclk2_ck@318ti,divider-clock^"g(gauxclk3_src_gate_ck@31c ti,composite-no-wait-gate-clockT"_(_auxclk3_src_mux_ck@31cti,composite-mux-clock TU"`(`auxclk3_src_ckti,composite-clock_`"a(aauxclk3_ck@31cti,divider-clocka"h(hauxclk4_src_gate_ck@320 ti,composite-no-wait-gate-clockT "b(bauxclk4_src_mux_ck@320ti,composite-mux-clock TU "c(cauxclk4_src_ckti,composite-clockbc"d(dauxclk4_ck@320ti,divider-clockd "i(iauxclkreq0_ck@210 ti,mux-clockefghiauxclkreq1_ck@214 ti,mux-clockefghiauxclkreq2_ck@218 ti,mux-clockefghiauxclkreq3_ck@21c ti,mux-clockefghiclockdomainspinmux@c840 ti,omap5-padconfpinctrl-single@<pinmux_ads7846_pins)"p(pocmcram@40300000 mmio-sram@0"(dma-controller@4a056000ti,omap4430-sdmaJ`0  $ 1"j(jgpio@4ae10000ti,omap4-gpioJ gpio1>P`"r(rgpio@48055000ti,omap4-gpioHP gpio2P`gpio@48057000ti,omap4-gpioHp gpio3P`"(gpio@48059000ti,omap4-gpioH  gpio4P`"(gpio@4805b000ti,omap4-gpioH !gpio5P`gpio@4805d000ti,omap4-gpioH "gpio6P`gpio@48051000ti,omap4-gpioH #gpio7P`"(gpio@48053000ti,omap4-gpioH0 ygpio8P`"w(wgpmc@50000000ti,omap4430-gpmcP ljqrxtx{gpmc!fckP`i2c@48070000 ti,omap4-i2cH 8i2c1defaultkat24@50 at24,24c02Ppalmas@48 ti,palmas H"l(lpalmas_usbti,palmas-usb-vid"}(}rtcti,palmas-rtc&lpalmas_pmicti,palmas-pmic&l short-irqregulatorssmps123Dsmps123S 'k`,"(smps45Dsmps45S 'k0,smps6Dsmps6S`k`,smps7Dsmps7Sw@kw@,smps8Dsmps8S 'k0,smps9Dsmps9S2Zk2Z>,smps10_out2 Dsmps10_out2SLK@kLK@,smps10_out1 Dsmps10_out1SLK@kLK@"~(~ldo1Dldo1Sw@kw@ldo2Dldo2S2Zk2ZL"(ldo3Dldo3S`k`,ldo4Dldo4Sw@kw@"(ldo5Dldo5Sw@kw@,ldo6Dldo6SOkO,ldo7Dldo7Sk ]disabledldo8Dldo8S-k-,ldo9Dldo9Sw@k-,"v(vldolnDldolnSw@kw@,ldousbDldousbS1Pk1P,regen3Dregen3,i2c@48072000 ti,omap4-i2cH  9i2c2defaultm"(i2c@48060000 ti,omap4-i2cH =i2c3i2c@4807a000 ti,omap4-i2cH >i2c4defaultnat24@50 at24,24c02Pi2c@4807c000 ti,omap4-i2cH <i2c5spinlock@4a0f6000ti,omap4-hwspinlockJ` spinlockdspi@48098000ti,omap4-mcspiH  Amcspi1r@lj#j$j%j&j'j(j)j* qtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  Bmcspi2r lj+j,j-j.qtx0rx0tx1rx1defaultoads7846@0defaultp ti,ads7846q`&r r spi@480b8000ti,omap4-mcspiH  [mcspi3rljjqtx0rx0spi@480ba000ti,omap4-mcspiH  0mcspi4rljFjGqtx0rx0serial@4806a000ti,omap4-uartH Huart1lserial@4806c000ti,omap4-uartH Iuart2lserial@48020000ti,omap4-uartH Juart3lserial@4806e000ti,omap4-uartH Fuart4lserial@48066000ti,omap4-uartH` iuart5lserial@48068000ti,omap4-uartH juart6lmmc@4809c000ti,omap4-hsmmcH  Smmc1,9lj=j>qtxrxPsdefaulttu]vis w wmmc@480b4000ti,omap4-hsmmcH @ Vmmc29lj/j0qtxrxdefaultx]yimmc@480ad000ti,omap4-hsmmcH  ^mmc39ljMjNqtxrxdefaultz{]|immc@480d1000ti,omap4-hsmmcH  `mmc49lj9j:qtxrx ]disabledmmc@480d5000ti,omap4-hsmmcH P ;mmc59lj;j<qtxrx ]disabledmmu@4a066000ti,omap4-iommuJ` mmu_dspmmu@55082000ti,omap4-iommuU  dmmu_ipukeypad@4ae1c000ti,omap4-keypadJkbdmcpdm@40132000ti,omap4-mcpdm@ I mpudma pmcpdmljAjBqup_linkdn_link ]disableddmic@4012e000ti,omap4-dmic@Impudma rdmicljCqup_link ]disabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma commonmcbsp1lj!j"qtxrx ]disabledmcbsp@40124000ti,omap4-mcbsp@@I@mpudma commonmcbsp2ljjqtxrx ]disabledmcbsp@40126000ti,omap4-mcbsp@`I`mpudma commonmcbsp3ljjqtxrx ]disabledmailbox@4a0f4000ti,omap4-mailboxJ@ mailboxmbox_ipu  %mbox_dsp  %timer@4ae18000ti,omap5430-timerJ %timer10timer@48032000ti,omap5430-timerH  &timer2timer@48034000ti,omap5430-timerH@ 'timer3timer@48036000ti,omap5430-timerH` (timer4timer@40138000ti,omap5430-timer@I )timer5?Ltimer@4013a000ti,omap5430-timer@I *timer6?Ltimer@4013c000ti,omap5430-timer@I +timer7?timer@4013e000ti,omap5430-timer@I ,timer8?Ltimer@4803e000ti,omap5430-timerH -timer9Ltimer@48086000ti,omap5430-timerH` .timer10Ltimer@48088000ti,omap5430-timerH /timer11Lwdt@4ae14000ti,omap5-wdtti,omap3-wdtJ@ P wd_timer2dmm@4e000000 ti,omap5-dmmN qdmmemif@4c000000 ti,emif-4d5emif1YlL nuemif@4d000000 ti,emif-4d5emif2YlM ouomap_dwc3@4a020000ti,dwc3 usb_otg_ssJ ]}~dwc3@4a030000 snps,dwc3J$\\]peripheralhostotgusb2-phyusb3-phy peripheralocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1usb2phy@4a084000 ti,omap-usb2J@|wkupclkrefclk"(usb3phy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrlp wkupclksysclkrefclk"(usbhstll@4a062000 ti,usbhs-tllJ  N usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs @AC3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ehci-hsic ehci-hsicohci@4a064800ti,ohci-omap3JH Lehci@4a064c00 ti,ehci-omapJL M bandgap@4a0021e0 J! J#, J#,J#< ~ti,omap5430-bandgap"(ocp2scp@4a090000ti,omap-ocp2scpJ  ocp2scp3phy@4a096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrltsysclkrefclk"(sata@4a141100snps,dwc-ahciJJ 6 sata-physata0dss@58000000 ti,omap5-dssX]ok dss_corefckdefaultdispc@58001000ti,omap5-dispcX  dss_dispcfckencoder@58002000ti,omap5-rfbiX  ]disabled dss_rfbi!fckickencoder@58004000 ti,omap5-dsiX@XB@XC@protophypll 5 ]disabled dss_dsi1 fcksys_clkencoder@58005000 ti,omap5-dsiXX@X@protophypll 7]ok dss_dsi2 fcksys_clkBencoder@58060000ti,omap5-hdmi XXXXwppllphycore e]ok dss_hdmi fcksys_clkljL qaudio_txMdefaultportendpointY i"(portendpoint@0Yo"(endpoint@1Yo"(regulator-abb-mpu ti,abb-v2Dabb_mpuz2 J|J`J!J3base-addressint-addressefuse-addressldo-address0,regulator-abb-mm ti,abb-v2Dabb_mmz2 J|J`J!J3base-addressint-addressefuse-addressldo-address0memory@80000000memoryfixed-regulator-mmcsdregulator-fixed Dvmmcsd_fixedS2Zk2Z"y(yfixed-regulator-vwlan-pdnregulator-fixedDvwlan_pdn_fixedS2Zk2Z  L"(fixed-regulator-vwlanregulator-fixed Dvwlan_fixedS2Zk2Z L"|(|ads7846-regregulator-fixed Dads7846-regS2Zk2Z"q(qhsusb2_phyusb-nop-xceiv  "(hsusb3_phyusb-nop-xceiv  "(leds gpio-ledsled1 Heartbeat  heartbeat2offdisplay!startek,startek-kd050cpanel-dpilcddefault @wpanel-timing@M U](j(v+ portendpointY"(connector0hdmi-connectorhdmiadefault portendpointY"(encoder0 ti,tfp410portsport@0endpointY"(port@1endpointY"(connector1dvi-connectordviportendpointY"( #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0display1display2device_typeregoperating-pointsclocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramrangespinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,index-power-of-twoti,dividersti,set-rate-parent#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsdmasdma-namesgpmc,num-csgpmc,num-waitpinspagesizeti,system-power-controllerti,enable-vbus-detectionti,enable-id-detectionti,wakeupinterrupt-namesti,ldo6-vibratorregulator-always-onregulator-boot-onti,smps-rangestartup-delay-usstatus#hwlock-cellsti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-invertedwp-invertedcd-gpioswp-gpiosti,non-removable#iommu-cellsti,iommu-bus-err-backreg-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modesyscon-phy-power#phy-cellsport2-modeport3-mode#thermal-sensor-cellsports-implementedvdd-supplyvdda-supplyremote-endpointlanesdata-linesti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplyenable-active-highreset-gpioslabellinux,default-triggerdefault-stateenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activehpd-gpiosdigitalddc-i2c-bus