&8T( Fcompulab,omap3-sbc-t3730compulab,omap3-cm-t3730ti,omap36xxti,omap3 +!7CompuLab SBC-T3730 with CM-T3730chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000 l/connector u/connectorcpus+cpu@0arm,cortex-a8~cpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+,IdefaultWpinmux_uart3_pinsanpu{pinmux_mmc1_pins0au{pinmux_green_led_pinsau{pinmux_dss_dpi_pins_commonau { pinmux_dss_dpi_pins_cm_t35x0apinmux_ads7846_pinsau{pinmux_mcspi1_pins au{pinmux_i2c1_pinsau{pinmux_mcbsp2_pins a u{pinmux_smsc1_pinsaju{pinmux_hsusb0_pins`artvxz|~u{pinmux_twl4030_pinsaAu{pinmux_mmc2_pins0a(*,.02u{pinmux_wl12xx_gpioa4u{pinmux_smsc2_pinsau{pinmux_tfp410_pinsau{pinmux_i2c3_pinsau{pinmux_sb_t35_audio_ampau{pinmux_sb_t35_usb_hub_pinsau{scm_conf@270sysconsimple-busp0+ p0u{pbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-u{clocks+mcbsp5_mux_fck@68ti,composite-mux-clockhu { mcbsp5_fckti,composite-clock u{mcbsp1_mux_fck@4ti,composite-mux-clocku { mcbsp1_fckti,composite-clock u{mcbsp2_mux_fck@4ti,composite-mux-clock u{mcbsp2_fckti,composite-clock u{mcbsp3_mux_fck@68ti,composite-mux-clock hu{mcbsp3_fckti,composite-clocku{mcbsp4_mux_fck@68ti,composite-mux-clock hu{mcbsp4_fckti,composite-clocku{clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+,pinmux_twl4030_vpins au{pinmux_dss_dpi_pins_cm_t37300a u { aes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYu{osc_sys_ck@d40 ti,mux-clock @u{sys_ck@1270ti,divider-clockp u{sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock$/dpll3_m2x2_ckfixed-factor-clock$/u{dpll4_x2_ckfixed-factor-clock$/corex2_fckfixed-factor-clock$/u { wkup_l4_ickfixed-factor-clock$/uO{Ocorex2_d3_fckfixed-factor-clock $/u{corex2_d5_fckfixed-factor-clock $/u{clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockuA{Avirt_12m_ck fixed-clocku{virt_13m_ck fixed-clock]@u{virt_19200000_ck fixed-clock$u{virt_26000000_ck fixed-clocku{virt_38_4m_ck fixed-clockIu{dpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0u{dpll4_m2_ck@d48ti,divider-clock? H u!{!dpll4_m2x2_mul_ckfixed-factor-clock!$/u"{"dpll4_m2x2_ck@d00ti,hsdiv-gate-clock" 9u#{#omap_96m_alwon_fckfixed-factor-clock#$/u*{*dpll3_ck@d00ti,omap3-dpll-core-clock @ 0u{dpll3_m3_ck@1140ti,divider-clock@ u${$dpll3_m3x2_mul_ckfixed-factor-clock$$/u%{%dpll3_m3x2_ck@d00ti,hsdiv-gate-clock%  9u&{&emu_core_alwon_ckfixed-factor-clock&$/uc{csys_altclk fixed-clocku/{/mcbsp_clks fixed-clocku{dpll3_m2_ck@d40ti,divider-clock @ u{core_ckfixed-factor-clock$/u'{'dpll1_fck@940ti,divider-clock' @ u({(dpll1_ck@904ti,omap3-dpll-clock(  $ @ 4u{dpll1_x2_ckfixed-factor-clock$/u){)dpll1_x2m2_ck@944ti,divider-clock) D u={=cm_96m_fckfixed-factor-clock*$/u+{+omap_96m_fck@d40 ti,mux-clock+ @uF{Fdpll4_m3_ck@e40ti,divider-clock @ u,{,dpll4_m3x2_mul_ckfixed-factor-clock,$/u-{-dpll4_m3x2_ck@d00ti,hsdiv-gate-clock- 9u.{.omap_54m_fck@d40 ti,mux-clock./ @u9{9cm_96m_d2_fckfixed-factor-clock+$/u0{0omap_48m_fck@d40 ti,mux-clock0/ @u1{1omap_12m_fckfixed-factor-clock1$/uH{Hdpll4_m4_ck@e40ti,divider-clock @ u2{2dpll4_m4x2_mul_ckti,fixed-factor-clock2O]ju3{3dpll4_m4x2_ck@d00ti,gate-clock3 9ju{dpll4_m5_ck@f40ti,divider-clock?@ u4{4dpll4_m5x2_mul_ckti,fixed-factor-clock4O]ju5{5dpll4_m5x2_ck@d00ti,hsdiv-gate-clock5 9juk{kdpll4_m6_ck@1140ti,divider-clock?@ u6{6dpll4_m6x2_mul_ckfixed-factor-clock6$/u7{7dpll4_m6x2_ck@d00ti,hsdiv-gate-clock7 9u8{8emu_per_alwon_ckfixed-factor-clock8$/ud{dclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock' pu:{:clkout2_src_mux_ck@d70ti,composite-mux-clock'+9 pu;{;clkout2_src_ckti,composite-clock:;u<{<sys_clkout2@d70ti,divider-clock<@ p}mpu_ckfixed-factor-clock=$/u>{>arm_fck@924ti,divider-clock> $emu_mpu_alwon_ckfixed-factor-clock>$/ue{el3_ick@a40ti,divider-clock' @ u?{?l4_ick@a40ti,divider-clock? @ u@{@rm_ick@c40ti,divider-clock@ @ gpt10_gate_fck@a00ti,composite-gate-clock  uB{Bgpt10_mux_fck@a40ti,composite-mux-clockA @uC{Cgpt10_fckti,composite-clockBCgpt11_gate_fck@a00ti,composite-gate-clock  uD{Dgpt11_mux_fck@a40ti,composite-mux-clockA @uE{Egpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockF$/u{mmchs2_fck@a00ti,wait-gate-clock u{mmchs1_fck@a00ti,wait-gate-clock u{i2c3_fck@a00ti,wait-gate-clock u{i2c2_fck@a00ti,wait-gate-clock u{i2c1_fck@a00ti,wait-gate-clock u{mcbsp5_gate_fck@a00ti,composite-gate-clock  u{mcbsp1_gate_fck@a00ti,composite-gate-clock  u { core_48m_fckfixed-factor-clock1$/uG{Gmcspi4_fck@a00ti,wait-gate-clockG u{mcspi3_fck@a00ti,wait-gate-clockG u{mcspi2_fck@a00ti,wait-gate-clockG u{mcspi1_fck@a00ti,wait-gate-clockG u{uart2_fck@a00ti,wait-gate-clockG u{uart1_fck@a00ti,wait-gate-clockG  u{core_12m_fckfixed-factor-clockH$/uI{Ihdq_fck@a00ti,wait-gate-clockI u{core_l3_ickfixed-factor-clock?$/uJ{Jsdrc_ick@a10ti,wait-gate-clockJ u{gpmc_fckfixed-factor-clockJ$/core_l4_ickfixed-factor-clock@$/uK{Kmmchs2_ick@a10ti,omap3-interface-clockK u{mmchs1_ick@a10ti,omap3-interface-clockK u{hdq_ick@a10ti,omap3-interface-clockK u{mcspi4_ick@a10ti,omap3-interface-clockK u{mcspi3_ick@a10ti,omap3-interface-clockK u{mcspi2_ick@a10ti,omap3-interface-clockK u{mcspi1_ick@a10ti,omap3-interface-clockK u{i2c3_ick@a10ti,omap3-interface-clockK u{i2c2_ick@a10ti,omap3-interface-clockK u{i2c1_ick@a10ti,omap3-interface-clockK u{uart2_ick@a10ti,omap3-interface-clockK u{uart1_ick@a10ti,omap3-interface-clockK  u{gpt11_ick@a10ti,omap3-interface-clockK  u{gpt10_ick@a10ti,omap3-interface-clockK  u{mcbsp5_ick@a10ti,omap3-interface-clockK  u{mcbsp1_ick@a10ti,omap3-interface-clockK  u{omapctrl_ick@a10ti,omap3-interface-clockK u{dss_tv_fck@e00ti,gate-clock9u{dss_96m_fck@e00ti,gate-clockFu{dss2_alwon_fck@e00ti,gate-clocku{dummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock uL{Lgpt1_mux_fck@c40ti,composite-mux-clockA @uM{Mgpt1_fckti,composite-clockLMaes2_ick@a10ti,omap3-interface-clockK u{wkup_32k_fckfixed-factor-clockA$/uN{Ngpio1_dbck@c00ti,gate-clockN u{sha12_ick@a10ti,omap3-interface-clockK u{wdt2_fck@c00ti,wait-gate-clockN u{wdt2_ick@c10ti,omap3-interface-clockO u{wdt1_ick@c10ti,omap3-interface-clockO u{gpio1_ick@c10ti,omap3-interface-clockO u{omap_32ksync_ick@c10ti,omap3-interface-clockO u{gpt12_ick@c10ti,omap3-interface-clockO u{gpt1_ick@c10ti,omap3-interface-clockO u{per_96m_fckfixed-factor-clock*$/u { per_48m_fckfixed-factor-clock1$/uP{Puart3_fck@1000ti,wait-gate-clockP u{gpt2_gate_fck@1000ti,composite-gate-clockuQ{Qgpt2_mux_fck@1040ti,composite-mux-clockA@uR{Rgpt2_fckti,composite-clockQRgpt3_gate_fck@1000ti,composite-gate-clockuS{Sgpt3_mux_fck@1040ti,composite-mux-clockA@uT{Tgpt3_fckti,composite-clockSTgpt4_gate_fck@1000ti,composite-gate-clockuU{Ugpt4_mux_fck@1040ti,composite-mux-clockA@uV{Vgpt4_fckti,composite-clockUVgpt5_gate_fck@1000ti,composite-gate-clockuW{Wgpt5_mux_fck@1040ti,composite-mux-clockA@uX{Xgpt5_fckti,composite-clockWXgpt6_gate_fck@1000ti,composite-gate-clockuY{Ygpt6_mux_fck@1040ti,composite-mux-clockA@uZ{Zgpt6_fckti,composite-clockYZgpt7_gate_fck@1000ti,composite-gate-clocku[{[gpt7_mux_fck@1040ti,composite-mux-clockA@u\{\gpt7_fckti,composite-clock[\gpt8_gate_fck@1000ti,composite-gate-clock u]{]gpt8_mux_fck@1040ti,composite-mux-clockA@u^{^gpt8_fckti,composite-clock]^gpt9_gate_fck@1000ti,composite-gate-clock u_{_gpt9_mux_fck@1040ti,composite-mux-clockA@u`{`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockA$/ua{agpio6_dbck@1000ti,gate-clockau{gpio5_dbck@1000ti,gate-clockau{gpio4_dbck@1000ti,gate-clockau{gpio3_dbck@1000ti,gate-clockau{gpio2_dbck@1000ti,gate-clocka u{wdt3_fck@1000ti,wait-gate-clocka u{per_l4_ickfixed-factor-clock@$/ub{bgpio6_ick@1010ti,omap3-interface-clockbu{gpio5_ick@1010ti,omap3-interface-clockbu{gpio4_ick@1010ti,omap3-interface-clockbu{gpio3_ick@1010ti,omap3-interface-clockbu{gpio2_ick@1010ti,omap3-interface-clockb u{wdt3_ick@1010ti,omap3-interface-clockb u{uart3_ick@1010ti,omap3-interface-clockb u{uart4_ick@1010ti,omap3-interface-clockbu{gpt9_ick@1010ti,omap3-interface-clockb u{gpt8_ick@1010ti,omap3-interface-clockb u{gpt7_ick@1010ti,omap3-interface-clockbu{gpt6_ick@1010ti,omap3-interface-clockbu{gpt5_ick@1010ti,omap3-interface-clockbu{gpt4_ick@1010ti,omap3-interface-clockbu{gpt3_ick@1010ti,omap3-interface-clockbu{gpt2_ick@1010ti,omap3-interface-clockbu{mcbsp2_ick@1010ti,omap3-interface-clockbu{mcbsp3_ick@1010ti,omap3-interface-clockbu{mcbsp4_ick@1010ti,omap3-interface-clockbu{mcbsp2_gate_fck@1000ti,composite-gate-clocku { mcbsp3_gate_fck@1000ti,composite-gate-clocku{mcbsp4_gate_fck@1000ti,composite-gate-clocku{emu_src_mux_ck@1140 ti,mux-clockcde@uf{femu_src_ckti,clkdm-gate-clockfug{gpclk_fck@1140ti,divider-clockg@ pclkx2_fck@1140ti,divider-clockg@ atclk_fck@1140ti,divider-clockg@ traceclk_src_fck@1140 ti,mux-clockcde@uh{htraceclk_fck@1140ti,divider-clockh @ secure_32k_fck fixed-clockui{igpt12_fckfixed-factor-clocki$/wdt1_fckfixed-factor-clocki$/security_l4_ick2fixed-factor-clock@$/uj{jaes1_ick@a14ti,omap3-interface-clockj rng_ick@a14ti,omap3-interface-clockj sha11_ick@a14ti,omap3-interface-clockj des1_ick@a14ti,omap3-interface-clockj cam_mclk@f00ti,gate-clockkjcam_ick@f10!ti,omap3-no-wait-interface-clock@u{csi2_96m_fck@f00ti,gate-clocku{security_l3_ickfixed-factor-clock?$/ul{lpka_ick@a14ti,omap3-interface-clockl icr_ick@a10ti,omap3-interface-clockK des2_ick@a10ti,omap3-interface-clockK mspro_ick@a10ti,omap3-interface-clockK mailboxes_ick@a10ti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@$/us{ssr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock@$/dpll2_fck@40ti,divider-clock'@ um{mdpll2_ck@4ti,omap3-dpll-clockm$@4un{ndpll2_m2_ck@44ti,divider-clocknD uo{oiva2_ck@0ti,wait-gate-clockou{modem_fck@a00ti,omap3-interface-clock u{sad2d_ick@a10ti,omap3-interface-clock? u{mad2d_ick@a18ti,omap3-interface-clock? u{mspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock  up{pssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock  @$uq{qssi_ssr_fck_3430es2ti,composite-clockpqur{rssi_sst_fck_3430es2fixed-factor-clockr$/u{hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockJ u{ssi_ick_3430es2@a10ti,omap3-ssi-interface-clocks u{usim_gate_fck@c00ti,composite-gate-clockF  u~{~sys_d2_ckfixed-factor-clock$/uu{uomap_96m_d2_fckfixed-factor-clockF$/uv{vomap_96m_d4_fckfixed-factor-clockF$/uw{womap_96m_d8_fckfixed-factor-clockF$/ux{xomap_96m_d10_fckfixed-factor-clockF$/ uy{ydpll5_m2_d4_ckfixed-factor-clockt$/uz{zdpll5_m2_d8_ckfixed-factor-clockt$/u{{{dpll5_m2_d16_ckfixed-factor-clockt$/u|{|dpll5_m2_d20_ckfixed-factor-clockt$/u}{}usim_mux_fck@c40ti,composite-mux-clock(uvwxyz{|} @ u{usim_fckti,composite-clock~usim_ick@c10ti,omap3-interface-clockO  u{dpll5_ck@d04ti,omap3-dpll-clock  $ L 4u{dpll5_m2_ck@d50ti,divider-clock P ut{tsgx_gate_fck@b00ti,composite-gate-clock' u{core_d3_ckfixed-factor-clock'$/u{core_d4_ckfixed-factor-clock'$/u{core_d6_ckfixed-factor-clock'$/u{omap_192m_alwon_fckfixed-factor-clock#$/u{core_d2_ckfixed-factor-clock'$/u{sgx_mux_fck@b40ti,composite-mux-clock + @u{sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock? u{cpefuse_fck@a08ti,gate-clock u{ts_fck@a08ti,gate-clockA u{usbtll_fck@a08ti,wait-gate-clockt u{usbtll_ick@a18ti,omap3-interface-clockK u{mmchs3_ick@a10ti,omap3-interface-clockK u{mmchs3_fck@a00ti,wait-gate-clock u{dss1_alwon_fck_3430es2@e00ti,dss-gate-clockju{dss_ick_3430es2@e10ti,omap3-dss-interface-clock@u{usbhost_120m_fck@1400ti,gate-clocktu{usbhost_48m_fck@1400ti,dss-gate-clock1u{usbhost_ick@1410ti,omap3-dss-interface-clock@u{uart4_fck@1000ti,wait-gate-clockPu{clockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH u{dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `u{gpio@48310000ti,omap3-gpioH1gpio1gpio@49050000ti,omap3-gpioIgpio2u{gpio@49052000ti,omap3-gpioI gpio3u{gpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5u{gpio@49058000ti,omap3-gpioI"gpio6u{serial@4806a000ti,omap3-uartH  H12txrxuart1lserial@4806c000ti,omap3-uartH I34txrxuart2lserial@49020000ti,omap3-uartI J56txrxuart3lIdefaultWi2c@48070000 ti,omap3-i2cH8txrx+i2c1IdefaultWat24@50 at24,24c024Ptwl@48H  ti,twl4030IdefaultWaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci =watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2u{regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' u{regulator-vdacti,twl4030-vdacw@w@u { regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0u{regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5u{regulator-vusb1v8ti,twl4030-vusb1v8u{regulator-vusb3v1ti,twl4030-vusb3v1u{regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpioKWu{twl4030-usbti,twl4030-usb bp~u{pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad$0iglj. madcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3IdefaultWat24@50 at24,24c024Pmailbox@48094000ti,omap3-mailboxmailboxH @ dsp  (spi@48098000ti,omap2-mcspiH A+mcspi13@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3IdefaultWads7846@0IdefaultW ti,ads7846AL`  ^kt} spi@4809a000ti,omap2-mcspiH B+mcspi23 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi33 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi43FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrxIdefaultWmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxIdefaultW-;+wlcore@2 ti,wl1271 NImmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx bdisabledmmu@480bd400iti,omap2-iommuH mmu_ispvu{mmu@5d000000iti,omap2-iommu]mmu_iva bdisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck bdisabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickbokIdefaultWu{mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick bdisabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck bdisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck bdisabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phy ehci-phyohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+0,-u{nand@0,0ti,omap2-nand  !0BswR`xrxxxZZ H<6xGxXjZ+partition@0xloaderpartition@0x80000ubootpartition@0x260000uboot environment&partition@0x2a0000linux*@partition@0x6a0000rootfsjethernet@gpmcsmsc,lan9221smsc,lan91150R`r(--6G xKKjX +8IdefaultW  ethernet@4,0smsc,lan9221smsc,lan9115IdefaultW  0R`r(--6G xKKjX +8usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hsNYa IdefaultWjy usb2-phy2dss@48050000 ti,omap3-dssHbok dss_corefck+IdefaultW  dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll bdisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH bdisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH bok dss_vencfcktv_dac_clk portendpoint portendpoint u{ssi-controller@48058000 ti,omap3-ssissibokHHsysgddGgdd_mpu+ r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx CDssi-port@4805b000ti,omap3-ssi-portHHtxrx EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+,isp@480bc000 ti,omap3-ispH H   ports+bandgap@48002524H%$ti,omap36xx-bandgap memory@80000000~memoryleds gpio-ledsIdefaultWledb cm-t3x:green 3 9heartbeathsusb1_power_regregulator-fixed hsusb1_vbus2Z2Z Opu{hsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z Opu{hsusb1_phyusb-nop-xceivA `u{hsusb2_phyusb-nop-xceivA `u{ads7846-regregulator-fixed ads7846-reg2Z2Zu{connectordvi-connectordviportendpointu { soundti,omap-twl4030 lcm-t35 uregulator-vddvarioregulator-fixed vddvario ~u{regulator-vdd33aregulator-fixedvdd33a ~u{wl12xx_vmmc2regulator-fixedvw1271IdefaultWw@w@ f  ON  u{wl12xx_vaux2regulator-fixedvwl1271_vaux2w@w@ u{encoder ti,tfp410 IdefaultWports+port@0endpointu { port@1endpoint u{audio_ampregulator-fixed audio_ampIdefaultW f  ~ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplyvmmc_aux-supplynon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsgpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highvin-supplypowerdown-gpiosenable-active-low