8((/isee,omap3-igep0020-rev-fti,omap36xxti,omap3 +!7IGEPv2 Rev. F (TI OMAP AM/DM37x)chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/serial@4806a000`/ocp@68000000/serial@4806c000h/ocp@68000000/serial@49020000p/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8xcpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+7defaultEpinmux_uart1_pinsORLcipinmux_uart3_pinsOnpcipinmux_mcbsp2_pins O cipinmux_mmc1_pins0Ocipinmux_mmc2_pins0O(*,.02cipinmux_i2c1_pinsOcipinmux_i2c3_pinsOcipinmux_twl4030_pinsOAcipinmux_tfp410_pinsOcipinmux_dss_dpi_pinsOcipinmux_uart2_pins ODFHJcipinmux_smsc9221_pinsOcipinmux_lbep5clwmc_pinsO6:ciscm_conf@270sysconsimple-busp0+ p0cipbias_regulator@2b0ti,pbias-omap3ti,pbias-omapqpbias_mmc_omap2430xpbias_mmc_omap2430w@-ciclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhc i mcbsp5_fckti,composite-clock cimcbsp1_mux_fck@4ti,composite-mux-clockc i mcbsp1_fckti,composite-clock cimcbsp2_mux_fck@4ti,composite-mux-clock cimcbsp2_fckti,composite-clock cimcbsp3_mux_fck@68ti,composite-mux-clock hcimcbsp3_fckti,composite-clockcimcbsp4_mux_fck@68ti,composite-mux-clock hcimcbsp4_fckti,composite-clockciclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+pinmux_twl4030_vpins Ociaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYciosc_sys_ck@d40 ti,mux-clock @cisys_ck@1270ti,divider-clockpcisys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clockdpll3_m2x2_ckfixed-factor-clockcidpll4_x2_ckfixed-factor-clockcorex2_fckfixed-factor-clockc i wkup_l4_ickfixed-factor-clockcOiOcorex2_d3_fckfixed-factor-clock cicorex2_d5_fckfixed-factor-clock ciclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockcAiAvirt_12m_ck fixed-clockcivirt_13m_ck fixed-clock]@civirt_19200000_ck fixed-clock$civirt_26000000_ck fixed-clockcivirt_38_4m_ck fixed-clockIcidpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0cidpll4_m2_ck@d48ti,divider-clock? Hc!i!dpll4_m2x2_mul_ckfixed-factor-clock!c"i"dpll4_m2x2_ck@d00ti,hsdiv-gate-clock" 'c#i#omap_96m_alwon_fckfixed-factor-clock#c*i*dpll3_ck@d00ti,omap3-dpll-core-clock @ 0cidpll3_m3_ck@1140ti,divider-clock@c$i$dpll3_m3x2_mul_ckfixed-factor-clock$c%i%dpll3_m3x2_ck@d00ti,hsdiv-gate-clock%  'c&i&emu_core_alwon_ckfixed-factor-clock&ccicsys_altclk fixed-clockc/i/mcbsp_clks fixed-clockcidpll3_m2_ck@d40ti,divider-clock @cicore_ckfixed-factor-clockc'i'dpll1_fck@940ti,divider-clock' @c(i(dpll1_ck@904ti,omap3-dpll-clock(  $ @ 4cidpll1_x2_ckfixed-factor-clockc)i)dpll1_x2m2_ck@944ti,divider-clock) Dc=i=cm_96m_fckfixed-factor-clock*c+i+omap_96m_fck@d40 ti,mux-clock+ @cFiFdpll4_m3_ck@e40ti,divider-clock @c,i,dpll4_m3x2_mul_ckfixed-factor-clock,c-i-dpll4_m3x2_ck@d00ti,hsdiv-gate-clock- 'c.i.omap_54m_fck@d40 ti,mux-clock./ @c9i9cm_96m_d2_fckfixed-factor-clock+c0i0omap_48m_fck@d40 ti,mux-clock0/ @c1i1omap_12m_fckfixed-factor-clock1cHiHdpll4_m4_ck@e40ti,divider-clock @c2i2dpll4_m4x2_mul_ckti,fixed-factor-clock2=KXc3i3dpll4_m4x2_ck@d00ti,gate-clock3 'Xcidpll4_m5_ck@f40ti,divider-clock?@c4i4dpll4_m5x2_mul_ckti,fixed-factor-clock4=KXc5i5dpll4_m5x2_ck@d00ti,hsdiv-gate-clock5 'Xckikdpll4_m6_ck@1140ti,divider-clock?@c6i6dpll4_m6x2_mul_ckfixed-factor-clock6c7i7dpll4_m6x2_ck@d00ti,hsdiv-gate-clock7 'c8i8emu_per_alwon_ckfixed-factor-clock8cdidclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock' pc:i:clkout2_src_mux_ck@d70ti,composite-mux-clock'+9 pc;i;clkout2_src_ckti,composite-clock:;c<i<sys_clkout2@d70ti,divider-clock<@ pkmpu_ckfixed-factor-clock=c>i>arm_fck@924ti,divider-clock> $emu_mpu_alwon_ckfixed-factor-clock>ceiel3_ick@a40ti,divider-clock' @c?i?l4_ick@a40ti,divider-clock? @c@i@rm_ick@c40ti,divider-clock@ @gpt10_gate_fck@a00ti,composite-gate-clock  cBiBgpt10_mux_fck@a40ti,composite-mux-clockA @cCiCgpt10_fckti,composite-clockBCgpt11_gate_fck@a00ti,composite-gate-clock  cDiDgpt11_mux_fck@a40ti,composite-mux-clockA @cEiEgpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockFcimmchs2_fck@a00ti,wait-gate-clock cimmchs1_fck@a00ti,wait-gate-clock cii2c3_fck@a00ti,wait-gate-clock cii2c2_fck@a00ti,wait-gate-clock cii2c1_fck@a00ti,wait-gate-clock cimcbsp5_gate_fck@a00ti,composite-gate-clock  cimcbsp1_gate_fck@a00ti,composite-gate-clock  c i core_48m_fckfixed-factor-clock1cGiGmcspi4_fck@a00ti,wait-gate-clockG cimcspi3_fck@a00ti,wait-gate-clockG cimcspi2_fck@a00ti,wait-gate-clockG cimcspi1_fck@a00ti,wait-gate-clockG ciuart2_fck@a00ti,wait-gate-clockG ciuart1_fck@a00ti,wait-gate-clockG  cicore_12m_fckfixed-factor-clockHcIiIhdq_fck@a00ti,wait-gate-clockI cicore_l3_ickfixed-factor-clock?cJiJsdrc_ick@a10ti,wait-gate-clockJ cigpmc_fckfixed-factor-clockJcore_l4_ickfixed-factor-clock@cKiKmmchs2_ick@a10ti,omap3-interface-clockK cimmchs1_ick@a10ti,omap3-interface-clockK cihdq_ick@a10ti,omap3-interface-clockK cimcspi4_ick@a10ti,omap3-interface-clockK cimcspi3_ick@a10ti,omap3-interface-clockK cimcspi2_ick@a10ti,omap3-interface-clockK cimcspi1_ick@a10ti,omap3-interface-clockK cii2c3_ick@a10ti,omap3-interface-clockK cii2c2_ick@a10ti,omap3-interface-clockK cii2c1_ick@a10ti,omap3-interface-clockK ciuart2_ick@a10ti,omap3-interface-clockK ciuart1_ick@a10ti,omap3-interface-clockK  cigpt11_ick@a10ti,omap3-interface-clockK  cigpt10_ick@a10ti,omap3-interface-clockK  cimcbsp5_ick@a10ti,omap3-interface-clockK  cimcbsp1_ick@a10ti,omap3-interface-clockK  ciomapctrl_ick@a10ti,omap3-interface-clockK cidss_tv_fck@e00ti,gate-clock9cidss_96m_fck@e00ti,gate-clockFcidss2_alwon_fck@e00ti,gate-clockcidummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock cLiLgpt1_mux_fck@c40ti,composite-mux-clockA @cMiMgpt1_fckti,composite-clockLMaes2_ick@a10ti,omap3-interface-clockK ciwkup_32k_fckfixed-factor-clockAcNiNgpio1_dbck@c00ti,gate-clockN cisha12_ick@a10ti,omap3-interface-clockK ciwdt2_fck@c00ti,wait-gate-clockN ciwdt2_ick@c10ti,omap3-interface-clockO ciwdt1_ick@c10ti,omap3-interface-clockO cigpio1_ick@c10ti,omap3-interface-clockO ciomap_32ksync_ick@c10ti,omap3-interface-clockO cigpt12_ick@c10ti,omap3-interface-clockO cigpt1_ick@c10ti,omap3-interface-clockO ciper_96m_fckfixed-factor-clock*c i per_48m_fckfixed-factor-clock1cPiPuart3_fck@1000ti,wait-gate-clockP cigpt2_gate_fck@1000ti,composite-gate-clockcQiQgpt2_mux_fck@1040ti,composite-mux-clockA@cRiRgpt2_fckti,composite-clockQRgpt3_gate_fck@1000ti,composite-gate-clockcSiSgpt3_mux_fck@1040ti,composite-mux-clockA@cTiTgpt3_fckti,composite-clockSTgpt4_gate_fck@1000ti,composite-gate-clockcUiUgpt4_mux_fck@1040ti,composite-mux-clockA@cViVgpt4_fckti,composite-clockUVgpt5_gate_fck@1000ti,composite-gate-clockcWiWgpt5_mux_fck@1040ti,composite-mux-clockA@cXiXgpt5_fckti,composite-clockWXgpt6_gate_fck@1000ti,composite-gate-clockcYiYgpt6_mux_fck@1040ti,composite-mux-clockA@cZiZgpt6_fckti,composite-clockYZgpt7_gate_fck@1000ti,composite-gate-clockc[i[gpt7_mux_fck@1040ti,composite-mux-clockA@c\i\gpt7_fckti,composite-clock[\gpt8_gate_fck@1000ti,composite-gate-clock c]i]gpt8_mux_fck@1040ti,composite-mux-clockA@c^i^gpt8_fckti,composite-clock]^gpt9_gate_fck@1000ti,composite-gate-clock c_i_gpt9_mux_fck@1040ti,composite-mux-clockA@c`i`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockAcaiagpio6_dbck@1000ti,gate-clockacigpio5_dbck@1000ti,gate-clockacigpio4_dbck@1000ti,gate-clockacigpio3_dbck@1000ti,gate-clockacigpio2_dbck@1000ti,gate-clocka ciwdt3_fck@1000ti,wait-gate-clocka ciper_l4_ickfixed-factor-clock@cbibgpio6_ick@1010ti,omap3-interface-clockbcigpio5_ick@1010ti,omap3-interface-clockbcigpio4_ick@1010ti,omap3-interface-clockbcigpio3_ick@1010ti,omap3-interface-clockbcigpio2_ick@1010ti,omap3-interface-clockb ciwdt3_ick@1010ti,omap3-interface-clockb ciuart3_ick@1010ti,omap3-interface-clockb ciuart4_ick@1010ti,omap3-interface-clockbcigpt9_ick@1010ti,omap3-interface-clockb cigpt8_ick@1010ti,omap3-interface-clockb cigpt7_ick@1010ti,omap3-interface-clockbcigpt6_ick@1010ti,omap3-interface-clockbcigpt5_ick@1010ti,omap3-interface-clockbcigpt4_ick@1010ti,omap3-interface-clockbcigpt3_ick@1010ti,omap3-interface-clockbcigpt2_ick@1010ti,omap3-interface-clockbcimcbsp2_ick@1010ti,omap3-interface-clockbcimcbsp3_ick@1010ti,omap3-interface-clockbcimcbsp4_ick@1010ti,omap3-interface-clockbcimcbsp2_gate_fck@1000ti,composite-gate-clockc i mcbsp3_gate_fck@1000ti,composite-gate-clockcimcbsp4_gate_fck@1000ti,composite-gate-clockciemu_src_mux_ck@1140 ti,mux-clockcde@cfifemu_src_ckti,clkdm-gate-clockfcgigpclk_fck@1140ti,divider-clockg@pclkx2_fck@1140ti,divider-clockg@atclk_fck@1140ti,divider-clockg@traceclk_src_fck@1140 ti,mux-clockcde@chihtraceclk_fck@1140ti,divider-clockh @secure_32k_fck fixed-clockciiigpt12_fckfixed-factor-clockiwdt1_fckfixed-factor-clockisecurity_l4_ick2fixed-factor-clock@cjijaes1_ick@a14ti,omap3-interface-clockj rng_ick@a14ti,omap3-interface-clockj sha11_ick@a14ti,omap3-interface-clockj des1_ick@a14ti,omap3-interface-clockj cam_mclk@f00ti,gate-clockkXcam_ick@f10!ti,omap3-no-wait-interface-clock@cicsi2_96m_fck@f00ti,gate-clockcisecurity_l3_ickfixed-factor-clock?clilpka_ick@a14ti,omap3-interface-clockl icr_ick@a10ti,omap3-interface-clockK des2_ick@a10ti,omap3-interface-clockK mspro_ick@a10ti,omap3-interface-clockK mailboxes_ick@a10ti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@csissr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock@dpll2_fck@40ti,divider-clock'@cmimdpll2_ck@4ti,omap3-dpll-clockm$@4cnindpll2_m2_ck@44ti,divider-clocknDcoioiva2_ck@0ti,wait-gate-clockocimodem_fck@a00ti,omap3-interface-clock cisad2d_ick@a10ti,omap3-interface-clock? cimad2d_ick@a18ti,omap3-interface-clock? cimspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock  cpipssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock  @$cqiqssi_ssr_fck_3430es2ti,composite-clockpqcrirssi_sst_fck_3430es2fixed-factor-clockrcihsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockJ cissi_ick_3430es2@a10ti,omap3-ssi-interface-clocks ciusim_gate_fck@c00ti,composite-gate-clockF  c~i~sys_d2_ckfixed-factor-clockcuiuomap_96m_d2_fckfixed-factor-clockFcvivomap_96m_d4_fckfixed-factor-clockFcwiwomap_96m_d8_fckfixed-factor-clockFcxixomap_96m_d10_fckfixed-factor-clockF cyiydpll5_m2_d4_ckfixed-factor-clocktczizdpll5_m2_d8_ckfixed-factor-clocktc{i{dpll5_m2_d16_ckfixed-factor-clocktc|i|dpll5_m2_d20_ckfixed-factor-clocktc}i}usim_mux_fck@c40ti,composite-mux-clock(uvwxyz{|} @ciusim_fckti,composite-clock~usim_ick@c10ti,omap3-interface-clockO  cidpll5_ck@d04ti,omap3-dpll-clock  $ L 4cidpll5_m2_ck@d50ti,divider-clock Pctitsgx_gate_fck@b00ti,composite-gate-clock' cicore_d3_ckfixed-factor-clock'cicore_d4_ckfixed-factor-clock'cicore_d6_ckfixed-factor-clock'ciomap_192m_alwon_fckfixed-factor-clock#cicore_d2_ckfixed-factor-clock'cisgx_mux_fck@b40ti,composite-mux-clock + @cisgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock? cicpefuse_fck@a08ti,gate-clock cits_fck@a08ti,gate-clockA ciusbtll_fck@a08ti,wait-gate-clockt ciusbtll_ick@a18ti,omap3-interface-clockK cimmchs3_ick@a10ti,omap3-interface-clockK cimmchs3_fck@a00ti,wait-gate-clock cidss1_alwon_fck_3430es2@e00ti,dss-gate-clockXcidss_ick_3430es2@e10ti,omap3-dss-interface-clock@ciusbhost_120m_fck@1400ti,gate-clocktciusbhost_48m_fck@1400ti,dss-gate-clock1ciusbhost_ick@1410ti,omap3-dss-interface-clock@ciuart4_fck@1000ti,wait-gate-clockPciclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH cidma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `cigpio@48310000ti,omap3-gpioH1gpio1cigpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5cigpio@49058000ti,omap3-gpioI"gpio6ciserial@4806a000ti,omap3-uartH H12txrxuart1l7defaultEserial@4806c000ti,omap3-uartHI34txrxuart2l7defaultEserial@49020000ti,omap3-uartIJ56txrxuart3l7defaultEi2c@48070000 ti,omap3-i2cH8txrx+i2c17defaultE'@twl@48H  ti,twl40307defaultEaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci "watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0ciregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5ciregulator-vusb1v8ti,twl4030-vusb1v8ciregulator-vusb3v1ti,twl4030-vusb3v1ciregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@ xvdds_dsiregulator-vsimti,twl4030-vsimw@-cigpioti,twl4030-gpio0citwl4030-usbti,twl4030-usb <JXfocipwmti,twl4030-pwmzpwmledti,twl4030-pwmledzpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c37defaultEcieeprom@50 ti,eepromPmailbox@48094000ti,omap3-mailboxmailboxH @dsp  spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx7defaultE(4D N Wmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx7defaultE(D`+wlcore@2 ti,wl1835 mmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx ndisabledmmu@480bd400uti,omap2-iommuH mmu_ispc i mmu@5d000000uti,omap2-iommu]mmu_iva ndisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck ndisabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckicknokay7defaultEc i mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick ndisabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck ndisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck ndisabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+ 0,cinand@0,0ti,omap2-nand  "micron,mt29c4g96maz1@Rbch8bs,,",(6@RR)(;+partition@0SSPLpartition@80000SU-Bootpartition@1c0000 SEnvironment(partition@280000SKernel80partition@780000 SFilesystemhethernet@gpmcsmsc,lan9221smsc,lan9115Yds*$  v*$<6$;)*!/<7defaultE  usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hsR]e n} usb2-phyj2dss@48050000 ti,omap3-dssHnok dss_corefck+dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll ndisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH ndisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  ndisabled dss_vencfcktv_dac_clkportendpointcissi-controller@48058000 ti,omap3-ssissinokHHsysgddGgdd_mpu+ r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx CDssi-port@4805b000ti,omap3-ssi-portHHtxrx EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 xabb_mpu_iva+H0rH0hbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+7defaultE pinmux_hsusbb1_pins`O:8L N < > @ B D F H J c i pinmux_leds_pinsOTVXc i pinmux_mmc1_cd_pinsOZciisp@480bc000 ti,omap3-ispH H  qports+bandgap@48002524H%$ti,omap36xx-bandgap memory@80000000xmemory soundti,omap-twl4030igep2( regulator-vdd33regulator-fixedxvdd331regulator-vddvarioregulator-fixed xvddvario1ciregulator-vdd33aregulator-fixedxvdd33a1cileds7defaultE  gpio-ledsbootSomap3:green:boot QEonuser0Somap3:red:user0 QEoffuser1Somap3:red:user1 QEoffuser2Somap3:green:user1 Qhsusb1_power_regregulator-fixed xhsusb1_vbus2Z2Z SXpc i hsusb1_phyusb-nop-xceiv iu ciencoder ti,tfp410  ports+port@0endpointciport@1endpointciconnectordvi-connectorSdviportendpointciregulator-lbep5clwmc-wlenregulator-fixedxregulator-lbep5clwmc-wlen2Z2Z S ci compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthcd-gpioswp-gpiosnon-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,modelti,mcbspregulator-always-ondefault-stategpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-busenable-active-high