8( -compulab,omap3-cm-t3530ti,omap34xxti,omap3 +7CompuLab CM-T3530chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busp + pinmux@30 ti,omap3-padconfpinctrl-singlep08+pinmux_uart3_pins/npCIpinmux_mmc1_pins0/CIpinmux_green_led_pins/C I pinmux_dss_dpi_pins_common/CIpinmux_dss_dpi_pins_cm_t35x0/CIpinmux_ads7846_pins/CIpinmux_mcspi1_pins /CIpinmux_i2c1_pins/CIpinmux_mcbsp2_pins / CIpinmux_smsc1_pins/jCIpinmux_hsusb0_pins`/rtvxz|~CIpinmux_twl4030_pins/ACIpinmux_mmc2_pinsP/(*,.02468:CIscm_conf@270sysconsimple-buspp0+ p0CIpbias_regulator@2b0ti,pbias-omap3ti,pbias-omappQpbias_mmc_omap2430Xpbias_mmc_omap2430gw@-CIclocks+mcbsp5_mux_fck@68ti,composite-mux-clocktphCImcbsp5_fckti,composite-clocktCImcbsp1_mux_fck@4ti,composite-mux-clocktpC I mcbsp1_fckti,composite-clockt CImcbsp2_mux_fck@4ti,composite-mux-clockt pC I mcbsp2_fckti,composite-clockt CImcbsp3_mux_fck@68ti,composite-mux-clockt phCImcbsp3_fckti,composite-clocktCImcbsp4_mux_fck@68ti,composite-mux-clockt phCImcbsp4_fckti,composite-clocktCIclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+pinmux_twl4030_vpins /CIaes@480c5000 ti,omap3-aesaespH PPABtxrxprm@48306000 ti,omap3-prmpH0`@ clocks+virt_16_8m_ck fixed-clockYCIosc_sys_ck@d40 ti,mux-clocktp @CIsys_ck@1270ti,divider-clocktppCIsys_clkout1@d70ti,gate-clocktp pdpll3_x2_ckfixed-factor-clocktdpll3_m2x2_ckfixed-factor-clocktCIdpll4_x2_ckfixed-factor-clocktcorex2_fckfixed-factor-clocktCIwkup_l4_ickfixed-factor-clocktCNINcorex2_d3_fckfixed-factor-clocktCIcorex2_d5_fckfixed-factor-clocktCIclockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockC@I@virt_12m_ck fixed-clockCIvirt_13m_ck fixed-clock]@CIvirt_19200000_ck fixed-clock$CIvirt_26000000_ck fixed-clockCIvirt_38_4m_ck fixed-clockICIdpll4_ck@d00ti,omap3-dpll-per-clocktp D 0CIdpll4_m2_ck@d48ti,divider-clockt?p HC I dpll4_m2x2_mul_ckfixed-factor-clockt C!I!dpll4_m2x2_ck@d00ti,gate-clockt!p C"I"omap_96m_alwon_fckfixed-factor-clockt"C)I)dpll3_ck@d00ti,omap3-dpll-core-clocktp @ 0CIdpll3_m3_ck@1140ti,divider-clocktp@C#I#dpll3_m3x2_mul_ckfixed-factor-clockt#C$I$dpll3_m3x2_ck@d00ti,gate-clockt$ p C%I%emu_core_alwon_ckfixed-factor-clockt%CbIbsys_altclk fixed-clockC.I.mcbsp_clks fixed-clockCIdpll3_m2_ck@d40ti,divider-clocktp @CIcore_ckfixed-factor-clocktC&I&dpll1_fck@940ti,divider-clockt&p @C'I'dpll1_ck@904ti,omap3-dpll-clockt'p  $ @ 4CIdpll1_x2_ckfixed-factor-clocktC(I(dpll1_x2m2_ck@944ti,divider-clockt(p DC<I<cm_96m_fckfixed-factor-clockt)C*I*omap_96m_fck@d40 ti,mux-clockt*p @CEIEdpll4_m3_ck@e40ti,divider-clockt p@C+I+dpll4_m3x2_mul_ckfixed-factor-clockt+C,I,dpll4_m3x2_ck@d00ti,gate-clockt,p C-I-omap_54m_fck@d40 ti,mux-clockt-.p @C8I8cm_96m_d2_fckfixed-factor-clockt*C/I/omap_48m_fck@d40 ti,mux-clockt/.p @C0I0omap_12m_fckfixed-factor-clockt0CGIGdpll4_m4_ck@e40ti,divider-clockt p@C1I1dpll4_m4x2_mul_ckti,fixed-factor-clockt1+8C2I2dpll4_m4x2_ck@d00ti,gate-clockt2p 8CIdpll4_m5_ck@f40ti,divider-clockt?p@C3I3dpll4_m5x2_mul_ckti,fixed-factor-clockt3+8C4I4dpll4_m5x2_ck@d00ti,gate-clockt4p 8CjIjdpll4_m6_ck@1140ti,divider-clockt?p@C5I5dpll4_m6x2_mul_ckfixed-factor-clockt5C6I6dpll4_m6x2_ck@d00ti,gate-clockt6p C7I7emu_per_alwon_ckfixed-factor-clockt7CcIcclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clockt&p pC9I9clkout2_src_mux_ck@d70ti,composite-mux-clockt&*8p pC:I:clkout2_src_ckti,composite-clockt9:C;I;sys_clkout2@d70ti,divider-clockt;@p pKmpu_ckfixed-factor-clockt<C=I=arm_fck@924ti,divider-clockt=p $emu_mpu_alwon_ckfixed-factor-clockt=CdIdl3_ick@a40ti,divider-clockt&p @C>I>l4_ick@a40ti,divider-clockt>p @C?I?rm_ick@c40ti,divider-clockt?p @gpt10_gate_fck@a00ti,composite-gate-clockt p CAIAgpt10_mux_fck@a40ti,composite-mux-clockt@p @CBIBgpt10_fckti,composite-clocktABgpt11_gate_fck@a00ti,composite-gate-clockt p CCICgpt11_mux_fck@a40ti,composite-mux-clockt@p @CDIDgpt11_fckti,composite-clocktCDcore_96m_fckfixed-factor-clocktECImmchs2_fck@a00ti,wait-gate-clocktp CImmchs1_fck@a00ti,wait-gate-clocktp CIi2c3_fck@a00ti,wait-gate-clocktp CIi2c2_fck@a00ti,wait-gate-clocktp CIi2c1_fck@a00ti,wait-gate-clocktp CImcbsp5_gate_fck@a00ti,composite-gate-clockt p CImcbsp1_gate_fck@a00ti,composite-gate-clockt p C I core_48m_fckfixed-factor-clockt0CFIFmcspi4_fck@a00ti,wait-gate-clocktFp CImcspi3_fck@a00ti,wait-gate-clocktFp CImcspi2_fck@a00ti,wait-gate-clocktFp CImcspi1_fck@a00ti,wait-gate-clocktFp CIuart2_fck@a00ti,wait-gate-clocktFp CIuart1_fck@a00ti,wait-gate-clocktFp  CIcore_12m_fckfixed-factor-clocktGCHIHhdq_fck@a00ti,wait-gate-clocktHp CIcore_l3_ickfixed-factor-clockt>CIIIsdrc_ick@a10ti,wait-gate-clocktIp CIgpmc_fckfixed-factor-clocktIcore_l4_ickfixed-factor-clockt?CJIJmmchs2_ick@a10ti,omap3-interface-clocktJp CImmchs1_ick@a10ti,omap3-interface-clocktJp CIhdq_ick@a10ti,omap3-interface-clocktJp CImcspi4_ick@a10ti,omap3-interface-clocktJp CImcspi3_ick@a10ti,omap3-interface-clocktJp CImcspi2_ick@a10ti,omap3-interface-clocktJp CImcspi1_ick@a10ti,omap3-interface-clocktJp CIi2c3_ick@a10ti,omap3-interface-clocktJp CIi2c2_ick@a10ti,omap3-interface-clocktJp CIi2c1_ick@a10ti,omap3-interface-clocktJp CIuart2_ick@a10ti,omap3-interface-clocktJp CIuart1_ick@a10ti,omap3-interface-clocktJp  CIgpt11_ick@a10ti,omap3-interface-clocktJp  CIgpt10_ick@a10ti,omap3-interface-clocktJp  CImcbsp5_ick@a10ti,omap3-interface-clocktJp  CImcbsp1_ick@a10ti,omap3-interface-clocktJp  CIomapctrl_ick@a10ti,omap3-interface-clocktJp CIdss_tv_fck@e00ti,gate-clockt8pCIdss_96m_fck@e00ti,gate-clocktEpCIdss2_alwon_fck@e00ti,gate-clocktpCIdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clocktp CKIKgpt1_mux_fck@c40ti,composite-mux-clockt@p @CLILgpt1_fckti,composite-clocktKLaes2_ick@a10ti,omap3-interface-clocktJp CIwkup_32k_fckfixed-factor-clockt@CMIMgpio1_dbck@c00ti,gate-clocktMp CIsha12_ick@a10ti,omap3-interface-clocktJp CIwdt2_fck@c00ti,wait-gate-clocktMp CIwdt2_ick@c10ti,omap3-interface-clocktNp CIwdt1_ick@c10ti,omap3-interface-clocktNp CIgpio1_ick@c10ti,omap3-interface-clocktNp CIomap_32ksync_ick@c10ti,omap3-interface-clocktNp CIgpt12_ick@c10ti,omap3-interface-clocktNp CIgpt1_ick@c10ti,omap3-interface-clocktNp CIper_96m_fckfixed-factor-clockt)C I per_48m_fckfixed-factor-clockt0COIOuart3_fck@1000ti,wait-gate-clocktOp CIgpt2_gate_fck@1000ti,composite-gate-clocktpCPIPgpt2_mux_fck@1040ti,composite-mux-clockt@p@CQIQgpt2_fckti,composite-clocktPQgpt3_gate_fck@1000ti,composite-gate-clocktpCRIRgpt3_mux_fck@1040ti,composite-mux-clockt@p@CSISgpt3_fckti,composite-clocktRSgpt4_gate_fck@1000ti,composite-gate-clocktpCTITgpt4_mux_fck@1040ti,composite-mux-clockt@p@CUIUgpt4_fckti,composite-clocktTUgpt5_gate_fck@1000ti,composite-gate-clocktpCVIVgpt5_mux_fck@1040ti,composite-mux-clockt@p@CWIWgpt5_fckti,composite-clocktVWgpt6_gate_fck@1000ti,composite-gate-clocktpCXIXgpt6_mux_fck@1040ti,composite-mux-clockt@p@CYIYgpt6_fckti,composite-clocktXYgpt7_gate_fck@1000ti,composite-gate-clocktpCZIZgpt7_mux_fck@1040ti,composite-mux-clockt@p@C[I[gpt7_fckti,composite-clocktZ[gpt8_gate_fck@1000ti,composite-gate-clockt pC\I\gpt8_mux_fck@1040ti,composite-mux-clockt@p@C]I]gpt8_fckti,composite-clockt\]gpt9_gate_fck@1000ti,composite-gate-clockt pC^I^gpt9_mux_fck@1040ti,composite-mux-clockt@p@C_I_gpt9_fckti,composite-clockt^_per_32k_alwon_fckfixed-factor-clockt@C`I`gpio6_dbck@1000ti,gate-clockt`pCIgpio5_dbck@1000ti,gate-clockt`pCIgpio4_dbck@1000ti,gate-clockt`pCIgpio3_dbck@1000ti,gate-clockt`pCIgpio2_dbck@1000ti,gate-clockt`p CIwdt3_fck@1000ti,wait-gate-clockt`p CIper_l4_ickfixed-factor-clockt?CaIagpio6_ick@1010ti,omap3-interface-clocktapCIgpio5_ick@1010ti,omap3-interface-clocktapCIgpio4_ick@1010ti,omap3-interface-clocktapCIgpio3_ick@1010ti,omap3-interface-clocktapCIgpio2_ick@1010ti,omap3-interface-clocktap CIwdt3_ick@1010ti,omap3-interface-clocktap CIuart3_ick@1010ti,omap3-interface-clocktap CIuart4_ick@1010ti,omap3-interface-clocktapCIgpt9_ick@1010ti,omap3-interface-clocktap CIgpt8_ick@1010ti,omap3-interface-clocktap CIgpt7_ick@1010ti,omap3-interface-clocktapCIgpt6_ick@1010ti,omap3-interface-clocktapCIgpt5_ick@1010ti,omap3-interface-clocktapCIgpt4_ick@1010ti,omap3-interface-clocktapCIgpt3_ick@1010ti,omap3-interface-clocktapCIgpt2_ick@1010ti,omap3-interface-clocktapCImcbsp2_ick@1010ti,omap3-interface-clocktapCImcbsp3_ick@1010ti,omap3-interface-clocktapCImcbsp4_ick@1010ti,omap3-interface-clocktapCImcbsp2_gate_fck@1000ti,composite-gate-clocktpC I mcbsp3_gate_fck@1000ti,composite-gate-clocktpCImcbsp4_gate_fck@1000ti,composite-gate-clocktpCIemu_src_mux_ck@1140 ti,mux-clocktbcdp@CeIeemu_src_ckti,clkdm-gate-clockteCfIfpclk_fck@1140ti,divider-clocktfp@pclkx2_fck@1140ti,divider-clocktfp@atclk_fck@1140ti,divider-clocktfp@traceclk_src_fck@1140 ti,mux-clocktbcdp@CgIgtraceclk_fck@1140ti,divider-clocktg p@secure_32k_fck fixed-clockChIhgpt12_fckfixed-factor-clockthwdt1_fckfixed-factor-clockthsecurity_l4_ick2fixed-factor-clockt?CiIiaes1_ick@a14ti,omap3-interface-clocktip rng_ick@a14ti,omap3-interface-clocktip sha11_ick@a14ti,omap3-interface-clocktip des1_ick@a14ti,omap3-interface-clocktip cam_mclk@f00ti,gate-clocktjp8cam_ick@f10!ti,omap3-no-wait-interface-clockt?pCIcsi2_96m_fck@f00ti,gate-clocktpCIsecurity_l3_ickfixed-factor-clockt>CkIkpka_ick@a14ti,omap3-interface-clocktkp icr_ick@a10ti,omap3-interface-clocktJp des2_ick@a10ti,omap3-interface-clocktJp mspro_ick@a10ti,omap3-interface-clocktJp mailboxes_ick@a10ti,omap3-interface-clocktJp ssi_l4_ickfixed-factor-clockt?CrIrsr1_fck@c00ti,wait-gate-clocktp sr2_fck@c00ti,wait-gate-clocktp sr_l4_ickfixed-factor-clockt?dpll2_fck@40ti,divider-clockt&p@ClIldpll2_ck@4ti,omap3-dpll-clocktlp$@4as{CmImdpll2_m2_ck@44ti,divider-clocktmpDCnIniva2_ck@0ti,wait-gate-clocktnpCImodem_fck@a00ti,omap3-interface-clocktp CIsad2d_ick@a10ti,omap3-interface-clockt>p CImad2d_ick@a18ti,omap3-interface-clockt>p CImspro_fck@a00ti,wait-gate-clocktp ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clocktp CoIossi_ssr_div_fck_3430es2@a40ti,composite-divider-clocktp @$CpIpssi_ssr_fck_3430es2ti,composite-clocktopCqIqssi_sst_fck_3430es2fixed-factor-clocktqCIhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clocktIp CIssi_ick_3430es2@a10ti,omap3-ssi-interface-clocktrp CIusim_gate_fck@c00ti,composite-gate-clocktE p C}I}sys_d2_ckfixed-factor-clocktCtItomap_96m_d2_fckfixed-factor-clocktECuIuomap_96m_d4_fckfixed-factor-clocktECvIvomap_96m_d8_fckfixed-factor-clocktECwIwomap_96m_d10_fckfixed-factor-clocktE CxIxdpll5_m2_d4_ckfixed-factor-clocktsCyIydpll5_m2_d8_ckfixed-factor-clocktsCzIzdpll5_m2_d16_ckfixed-factor-clocktsC{I{dpll5_m2_d20_ckfixed-factor-clocktsC|I|usim_mux_fck@c40ti,composite-mux-clock(ttuvwxyz{|p @C~I~usim_fckti,composite-clockt}~usim_ick@c10ti,omap3-interface-clocktNp  CIdpll5_ck@d04ti,omap3-dpll-clocktp  $ L 4asCIdpll5_m2_ck@d50ti,divider-clocktp PCsIssgx_gate_fck@b00ti,composite-gate-clockt&p CIcore_d3_ckfixed-factor-clockt&CIcore_d4_ckfixed-factor-clockt&CIcore_d6_ckfixed-factor-clockt&CIomap_192m_alwon_fckfixed-factor-clockt"CIcore_d2_ckfixed-factor-clockt&CIsgx_mux_fck@b40ti,composite-mux-clock t*p @CIsgx_fckti,composite-clocktsgx_ick@b10ti,wait-gate-clockt>p CIcpefuse_fck@a08ti,gate-clocktp CIts_fck@a08ti,gate-clockt@p CIusbtll_fck@a08ti,wait-gate-clocktsp CIusbtll_ick@a18ti,omap3-interface-clocktJp CImmchs3_ick@a10ti,omap3-interface-clocktJp CImmchs3_fck@a00ti,wait-gate-clocktp CIdss1_alwon_fck_3430es2@e00ti,dss-gate-clocktp8CIdss_ick_3430es2@e10ti,omap3-dss-interface-clockt?pCIusbhost_120m_fck@1400ti,gate-clocktspCIusbhost_48m_fck@1400ti,dss-gate-clockt0pCIusbhost_ick@1410ti,omap3-dss-interface-clockt?pCIclockdomainscore_l3_clkdmti,clockdomaintdpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintfdpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaintmd2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain tcounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap3-intcpH CIdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`  `CIgpio@48310000ti,omap3-gpiopH1gpio1gpio@49050000ti,omap3-gpiopIgpio2CIgpio@49052000ti,omap3-gpiopI gpio3gpio@49054000ti,omap3-gpiopI@ gpio4gpio@49056000ti,omap3-gpiopI`!gpio5gpio@49058000ti,omap3-gpiopI"gpio6CIserial@4806a000ti,omap3-uartpH H12txrxuart1lserial@4806c000ti,omap3-uartpHI34txrxuart2lserial@49020000ti,omap3-uartpIJ56txrxuart3ldefaulti2c@48070000 ti,omap3-i2cpH8txrx+i2c1defaultat24@50 at24,24c02pPtwl@48pH  ti,twl4030defaultaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci #watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1g ' CIregulator-vdacti,twl4030-vdacgw@w@CIregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1g:0CIregulator-vmmc2ti,twl4030-vmmc2g:0regulator-vusb1v5ti,twl4030-vusb1v5CIregulator-vusb1v8ti,twl4030-vusb1v8CIregulator-vusb3v1ti,twl4030-vusb3v1CIregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2gw@w@regulator-vsimti,twl4030-vsimgw@-gpioti,twl4030-gpio1=C I twl4030-usbti,twl4030-usb HVdr{CIpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad$0iglj. madcti,twl4030-madci2c@48072000 ti,omap3-i2cpH 9txrx+i2c2i2c@48060000 ti,omap3-i2cpH=txrx+i2c3mailbox@48094000ti,omap3-mailboxmailboxpH @dsp  spi@48098000ti,omap2-mcspipH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3defaultads7846@0default ti,ads7846'p2`  DQZclu spi@4809a000ti,omap2-mcspipH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1=>txrxdefaultmmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrxdefaultmmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx $disabledmmu@480bd400+ti,omap2-iommupH mmu_isp8CImmu@5d000000+ti,omap2-iommup]mmu_iva $disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@Hmpu ;< Rcommontxrxbmcbsp1 txrxt{fck $disabledmcbsp@49022000ti,omap3-mcbsppI I Hmpusidetone>?Rcommontxrxsidetonebmcbsp2mcbsp2_sidetone!"txrxt{fckick$okdefaultCImcbsp@49024000ti,omap3-mcbsppI@I HmpusidetoneYZRcommontxrxsidetonebmcbsp3mcbsp3_sidetonetxrxt{fckick $disabledmcbsp@49026000ti,omap3-mcbsppI`Hmpu 67 Rcommontxrxbmcbsp4txrxt{fck $disabledmcbsp@48096000ti,omap3-mcbsppH `Hmpu QR Rcommontxrxbmcbsp5txrxt{fck $disabledsham@480c3000ti,omap3-shamshampH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer1qtimer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5timer@4903a000ti,omap3430-timerpI*timer6timer@4903c000ti,omap3430-timerpI+timer7timer@4903e000ti,omap3430-timerpI,timer8timer@49040000ti,omap3430-timerpI-timer9timer@48086000ti,omap3430-timerpH`.timer10timer@48088000ti,omap3430-timerpH/timer11timer@48304000ti,omap3430-timerpH0@_timer12qusbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs+ ehci-phy ehci-phyohci@48064400ti,ohci-omap3pHD Lehci@48064800 ti,ehci-omappHH Mgpmc@6e000000ti,omap3430-gpmcgpmcpnrxtx+ ,CInand@0,0ti,omap2-nand p sw"x4xFUxhx{ZZH<x x,Z+partition@0Dxloaderppartition@0x80000Dubootppartition@0x260000Duboot environmentp&partition@0x2a0000Dlinuxp*@partition@0x6a0000Drootfspjethernet@gpmcsmsc,lan9221smsc,lan9115JUo"4FUh(-{- xKK,default  pusb_otg_hs@480ab000ti,omap3-musbpH \]Rmcdma usb_otg_hs# default,; Cusb2-phyvM2dss@48050000 ti,omap3-dsspH$ok dss_coret{fck+defaultdispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H Hprotophypll $disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH $disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH $ok dss_venct{fckSportendpoint_oC I ssi-controller@48058000 ti,omap3-ssissi$okpHHHsysgddGRgdd_mpu+ tq {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHHtxrx CDssi-port@4805b000ti,omap3-ssi-portpHHHtxrx EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$+isp@480bc000 ti,omap3-isppH H |{Qlports+bandgap@48002524pH%$ti,omap34xx-bandgapmemory@80000000dmemorypleds gpio-ledsdefault ledb Dcm-t3x:green  heartbeathsusb1_power_regregulator-fixed Xhsusb1_vbusg2Z2ZpC I hsusb2_power_regregulator-fixed Xhsusb2_vbusg2Z2ZpC I hsusb1_phyusb-nop-xceiv'   CIhsusb2_phyusb-nop-xceiv'   CIads7846-regregulator-fixed Xads7846-regg2Z2ZCIconnectorsvideo-connectorDtvportendpoint_ CIsoundti,omap-twl4030cm-t35regulator-vddvarioregulator-fixed XvddvarioCIregulator-vdd33aregulator-fixedXvdd33aCIregulator-mmc2-sdio-resetregulator-fixedXregulator-mmc2-sdio-resetg2Z2Z L  CI compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0pagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplynon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsiommusti,phy-type#thermal-sensor-cellsgpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-high