8( 2logicpd,dm3730-som-lv-devkitti,omap3630ti,omap3 ++7LogicPD Zoom DM3730 SOM-LV Development Kitchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000 l/display@0cpus+cpu@0arm,cortex-a8ucpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+#@defaultNX^pinmux_mm3_pins@f468:T X^pinmux_mcbsp2_pins f pinmux_uart2_pins(fDFHJhX^pinmux_mcspi1_pins fX^pinmux_hsusb2_pins0f      X^pinmux_hsusb_otg_pins`frtvxz|~X^pinmux_twl4030_pinsfAX^pinmux_gpio_key_pinsfX ^ pinmux_led_pinsf.X^pinmux_lan9221_pinsfTX^pinmux_mmc1_pins@fX^pinmux_lcd_enable_pinfZX^pinmux_dss_dpi_pins1fX^scm_conf@270sysconsimple-busp0+ p0X^pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapzpbias_mmc_omap2430pbias_mmc_omap2430w@-X^clocks+mcbsp5_mux_fck@68ti,composite-mux-clockhX ^ mcbsp5_fckti,composite-clock X^mcbsp1_mux_fck@4ti,composite-mux-clockX ^ mcbsp1_fckti,composite-clock X^mcbsp2_mux_fck@4ti,composite-mux-clock X^mcbsp2_fckti,composite-clock X^mcbsp3_mux_fck@68ti,composite-mux-clock hX^mcbsp3_fckti,composite-clockX^mcbsp4_mux_fck@68ti,composite-mux-clock hX^mcbsp4_fckti,composite-clockX^clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+#@defaultNpinmux_hsusb1_reset_pinfX^pinmux_twl4030_vpins fX^pinmux_led_pins_wkupf$X^pinmux_backlight_pinsfX^aes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYX^osc_sys_ck@d40 ti,mux-clock @X^sys_ck@1270ti,divider-clockpX ^ sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock&dpll3_m2x2_ckfixed-factor-clock&X^dpll4_x2_ckfixed-factor-clock&corex2_fckfixed-factor-clock&X!^!wkup_l4_ickfixed-factor-clock &XP^Pcorex2_d3_fckfixed-factor-clock!&X^corex2_d5_fckfixed-factor-clock!&X^clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockXB^Bvirt_12m_ck fixed-clockX^virt_13m_ck fixed-clock]@X^virt_19200000_ck fixed-clock$X^virt_26000000_ck fixed-clockX^virt_38_4m_ck fixed-clockIX^dpll4_ck@d00ti,omap3-dpll-per-j-type-clock  D 0X^dpll4_m2_ck@d48ti,divider-clock? HX"^"dpll4_m2x2_mul_ckfixed-factor-clock"&X#^#dpll4_m2x2_ck@d00ti,hsdiv-gate-clock# 0X$^$omap_96m_alwon_fckfixed-factor-clock$&X+^+dpll3_ck@d00ti,omap3-dpll-core-clock  @ 0X^dpll3_m3_ck@1140ti,divider-clock@X%^%dpll3_m3x2_mul_ckfixed-factor-clock%&X&^&dpll3_m3x2_ck@d00ti,hsdiv-gate-clock&  0X'^'emu_core_alwon_ckfixed-factor-clock'&Xd^dsys_altclk fixed-clockX0^0mcbsp_clks fixed-clockX^dpll3_m2_ck@d40ti,divider-clock @X^core_ckfixed-factor-clock&X(^(dpll1_fck@940ti,divider-clock( @X)^)dpll1_ck@904ti,omap3-dpll-clock )  $ @ 4X^dpll1_x2_ckfixed-factor-clock&X*^*dpll1_x2m2_ck@944ti,divider-clock* DX>^>cm_96m_fckfixed-factor-clock+&X,^,omap_96m_fck@d40 ti,mux-clock,  @XG^Gdpll4_m3_ck@e40ti,divider-clock @X-^-dpll4_m3x2_mul_ckfixed-factor-clock-&X.^.dpll4_m3x2_ck@d00ti,hsdiv-gate-clock. 0X/^/omap_54m_fck@d40 ti,mux-clock/0 @X:^:cm_96m_d2_fckfixed-factor-clock,&X1^1omap_48m_fck@d40 ti,mux-clock10 @X2^2omap_12m_fckfixed-factor-clock2&XI^Idpll4_m4_ck@e40ti,divider-clock @X3^3dpll4_m4x2_mul_ckti,fixed-factor-clock3FTaX4^4dpll4_m4x2_ck@d00ti,gate-clock4 0aX^dpll4_m5_ck@f40ti,divider-clock?@X5^5dpll4_m5x2_mul_ckti,fixed-factor-clock5FTaX6^6dpll4_m5x2_ck@d00ti,hsdiv-gate-clock6 0aXl^ldpll4_m6_ck@1140ti,divider-clock?@X7^7dpll4_m6x2_mul_ckfixed-factor-clock7&X8^8dpll4_m6x2_ck@d00ti,hsdiv-gate-clock8 0X9^9emu_per_alwon_ckfixed-factor-clock9&Xe^eclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock( pX;^;clkout2_src_mux_ck@d70ti,composite-mux-clock( ,: pX<^<clkout2_src_ckti,composite-clock;<X=^=sys_clkout2@d70ti,divider-clock=@ ptmpu_ckfixed-factor-clock>&X?^?arm_fck@924ti,divider-clock? $emu_mpu_alwon_ckfixed-factor-clock?&Xf^fl3_ick@a40ti,divider-clock( @X@^@l4_ick@a40ti,divider-clock@ @XA^Arm_ick@c40ti,divider-clockA @gpt10_gate_fck@a00ti,composite-gate-clock   XC^Cgpt10_mux_fck@a40ti,composite-mux-clockB  @XD^Dgpt10_fckti,composite-clockCDgpt11_gate_fck@a00ti,composite-gate-clock   XE^Egpt11_mux_fck@a40ti,composite-mux-clockB  @XF^Fgpt11_fckti,composite-clockEFcore_96m_fckfixed-factor-clockG&X^mmchs2_fck@a00ti,wait-gate-clock X^mmchs1_fck@a00ti,wait-gate-clock X^i2c3_fck@a00ti,wait-gate-clock X^i2c2_fck@a00ti,wait-gate-clock X^i2c1_fck@a00ti,wait-gate-clock X^mcbsp5_gate_fck@a00ti,composite-gate-clock  X^mcbsp1_gate_fck@a00ti,composite-gate-clock  X ^ core_48m_fckfixed-factor-clock2&XH^Hmcspi4_fck@a00ti,wait-gate-clockH X^mcspi3_fck@a00ti,wait-gate-clockH X^mcspi2_fck@a00ti,wait-gate-clockH X^mcspi1_fck@a00ti,wait-gate-clockH X^uart2_fck@a00ti,wait-gate-clockH X^uart1_fck@a00ti,wait-gate-clockH  X^core_12m_fckfixed-factor-clockI&XJ^Jhdq_fck@a00ti,wait-gate-clockJ X^core_l3_ickfixed-factor-clock@&XK^Ksdrc_ick@a10ti,wait-gate-clockK X^gpmc_fckfixed-factor-clockK&core_l4_ickfixed-factor-clockA&XL^Lmmchs2_ick@a10ti,omap3-interface-clockL X^mmchs1_ick@a10ti,omap3-interface-clockL X^hdq_ick@a10ti,omap3-interface-clockL X^mcspi4_ick@a10ti,omap3-interface-clockL X^mcspi3_ick@a10ti,omap3-interface-clockL X^mcspi2_ick@a10ti,omap3-interface-clockL X^mcspi1_ick@a10ti,omap3-interface-clockL X^i2c3_ick@a10ti,omap3-interface-clockL X^i2c2_ick@a10ti,omap3-interface-clockL X^i2c1_ick@a10ti,omap3-interface-clockL X^uart2_ick@a10ti,omap3-interface-clockL X^uart1_ick@a10ti,omap3-interface-clockL  X^gpt11_ick@a10ti,omap3-interface-clockL  X^gpt10_ick@a10ti,omap3-interface-clockL  X^mcbsp5_ick@a10ti,omap3-interface-clockL  X^mcbsp1_ick@a10ti,omap3-interface-clockL  X^omapctrl_ick@a10ti,omap3-interface-clockL X^dss_tv_fck@e00ti,gate-clock:X^dss_96m_fck@e00ti,gate-clockGX^dss2_alwon_fck@e00ti,gate-clock X^dummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock  XM^Mgpt1_mux_fck@c40ti,composite-mux-clockB  @XN^Ngpt1_fckti,composite-clockMNaes2_ick@a10ti,omap3-interface-clockL X^wkup_32k_fckfixed-factor-clockB&XO^Ogpio1_dbck@c00ti,gate-clockO X^sha12_ick@a10ti,omap3-interface-clockL X^wdt2_fck@c00ti,wait-gate-clockO X^wdt2_ick@c10ti,omap3-interface-clockP X^wdt1_ick@c10ti,omap3-interface-clockP X^gpio1_ick@c10ti,omap3-interface-clockP X^omap_32ksync_ick@c10ti,omap3-interface-clockP X^gpt12_ick@c10ti,omap3-interface-clockP X^gpt1_ick@c10ti,omap3-interface-clockP X^per_96m_fckfixed-factor-clock+&X ^ per_48m_fckfixed-factor-clock2&XQ^Quart3_fck@1000ti,wait-gate-clockQ X^gpt2_gate_fck@1000ti,composite-gate-clock XR^Rgpt2_mux_fck@1040ti,composite-mux-clockB @XS^Sgpt2_fckti,composite-clockRSgpt3_gate_fck@1000ti,composite-gate-clock XT^Tgpt3_mux_fck@1040ti,composite-mux-clockB @XU^Ugpt3_fckti,composite-clockTUgpt4_gate_fck@1000ti,composite-gate-clock XV^Vgpt4_mux_fck@1040ti,composite-mux-clockB @XW^Wgpt4_fckti,composite-clockVWgpt5_gate_fck@1000ti,composite-gate-clock XX^Xgpt5_mux_fck@1040ti,composite-mux-clockB @XY^Ygpt5_fckti,composite-clockXYgpt6_gate_fck@1000ti,composite-gate-clock XZ^Zgpt6_mux_fck@1040ti,composite-mux-clockB @X[^[gpt6_fckti,composite-clockZ[gpt7_gate_fck@1000ti,composite-gate-clock X\^\gpt7_mux_fck@1040ti,composite-mux-clockB @X]^]gpt7_fckti,composite-clock\]gpt8_gate_fck@1000ti,composite-gate-clock  X^^^gpt8_mux_fck@1040ti,composite-mux-clockB @X_^_gpt8_fckti,composite-clock^_gpt9_gate_fck@1000ti,composite-gate-clock  X`^`gpt9_mux_fck@1040ti,composite-mux-clockB @Xa^agpt9_fckti,composite-clock`aper_32k_alwon_fckfixed-factor-clockB&Xb^bgpio6_dbck@1000ti,gate-clockbX^gpio5_dbck@1000ti,gate-clockbX^gpio4_dbck@1000ti,gate-clockbX^gpio3_dbck@1000ti,gate-clockbX^gpio2_dbck@1000ti,gate-clockb X^wdt3_fck@1000ti,wait-gate-clockb X^per_l4_ickfixed-factor-clockA&Xc^cgpio6_ick@1010ti,omap3-interface-clockcX^gpio5_ick@1010ti,omap3-interface-clockcX^gpio4_ick@1010ti,omap3-interface-clockcX^gpio3_ick@1010ti,omap3-interface-clockcX^gpio2_ick@1010ti,omap3-interface-clockc X^wdt3_ick@1010ti,omap3-interface-clockc X^uart3_ick@1010ti,omap3-interface-clockc X^uart4_ick@1010ti,omap3-interface-clockcX^gpt9_ick@1010ti,omap3-interface-clockc X^gpt8_ick@1010ti,omap3-interface-clockc X^gpt7_ick@1010ti,omap3-interface-clockcX^gpt6_ick@1010ti,omap3-interface-clockcX^gpt5_ick@1010ti,omap3-interface-clockcX^gpt4_ick@1010ti,omap3-interface-clockcX^gpt3_ick@1010ti,omap3-interface-clockcX^gpt2_ick@1010ti,omap3-interface-clockcX^mcbsp2_ick@1010ti,omap3-interface-clockcX^mcbsp3_ick@1010ti,omap3-interface-clockcX^mcbsp4_ick@1010ti,omap3-interface-clockcX^mcbsp2_gate_fck@1000ti,composite-gate-clockX ^ mcbsp3_gate_fck@1000ti,composite-gate-clockX^mcbsp4_gate_fck@1000ti,composite-gate-clockX^emu_src_mux_ck@1140 ti,mux-clock def@Xg^gemu_src_ckti,clkdm-gate-clockgXh^hpclk_fck@1140ti,divider-clockh@pclkx2_fck@1140ti,divider-clockh@atclk_fck@1140ti,divider-clockh@traceclk_src_fck@1140 ti,mux-clock def@Xi^itraceclk_fck@1140ti,divider-clocki @secure_32k_fck fixed-clockXj^jgpt12_fckfixed-factor-clockj&wdt1_fckfixed-factor-clockj&security_l4_ick2fixed-factor-clockA&Xk^kaes1_ick@a14ti,omap3-interface-clockk rng_ick@a14ti,omap3-interface-clockk sha11_ick@a14ti,omap3-interface-clockk des1_ick@a14ti,omap3-interface-clockk cam_mclk@f00ti,gate-clocklacam_ick@f10!ti,omap3-no-wait-interface-clockAX^csi2_96m_fck@f00ti,gate-clockX^security_l3_ickfixed-factor-clock@&Xm^mpka_ick@a14ti,omap3-interface-clockm icr_ick@a10ti,omap3-interface-clockL des2_ick@a10ti,omap3-interface-clockL mspro_ick@a10ti,omap3-interface-clockL mailboxes_ick@a10ti,omap3-interface-clockL ssi_l4_ickfixed-factor-clockA&Xt^tsr1_fck@c00ti,wait-gate-clock  sr2_fck@c00ti,wait-gate-clock  sr_l4_ickfixed-factor-clockA&dpll2_fck@40ti,divider-clock(@Xn^ndpll2_ck@4ti,omap3-dpll-clock n$@4Xo^odpll2_m2_ck@44ti,divider-clockoDXp^piva2_ck@0ti,wait-gate-clockpX^modem_fck@a00ti,omap3-interface-clock  X^sad2d_ick@a10ti,omap3-interface-clock@ X^mad2d_ick@a18ti,omap3-interface-clock@ X^mspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock! Xq^qssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock! @$Xr^rssi_ssr_fck_3430es2ti,composite-clockqrXs^sssi_sst_fck_3430es2fixed-factor-clocks&X^hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockK X^ssi_ick_3430es2@a10ti,omap3-ssi-interface-clockt X^usim_gate_fck@c00ti,composite-gate-clockG  X^sys_d2_ckfixed-factor-clock &Xv^vomap_96m_d2_fckfixed-factor-clockG&Xw^womap_96m_d4_fckfixed-factor-clockG&Xx^xomap_96m_d8_fckfixed-factor-clockG&Xy^yomap_96m_d10_fckfixed-factor-clockG& Xz^zdpll5_m2_d4_ckfixed-factor-clocku&X{^{dpll5_m2_d8_ckfixed-factor-clocku&X|^|dpll5_m2_d16_ckfixed-factor-clocku&X}^}dpll5_m2_d20_ckfixed-factor-clocku&X~^~usim_mux_fck@c40ti,composite-mux-clock( vwxyz{|}~ @X^usim_fckti,composite-clockusim_ick@c10ti,omap3-interface-clockP  X^dpll5_ck@d04ti,omap3-dpll-clock   $ L 4X^dpll5_m2_ck@d50ti,divider-clock PXu^usgx_gate_fck@b00ti,composite-gate-clock( X^core_d3_ckfixed-factor-clock(&X^core_d4_ckfixed-factor-clock(&X^core_d6_ckfixed-factor-clock(&X^omap_192m_alwon_fckfixed-factor-clock$&X^core_d2_ckfixed-factor-clock(&X^sgx_mux_fck@b40ti,composite-mux-clock , @X^sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock@ X^cpefuse_fck@a08ti,gate-clock  X^ts_fck@a08ti,gate-clockB X^usbtll_fck@a08ti,wait-gate-clocku X^usbtll_ick@a18ti,omap3-interface-clockL X^mmchs3_ick@a10ti,omap3-interface-clockL X^mmchs3_fck@a00ti,wait-gate-clock X^dss1_alwon_fck_3430es2@e00ti,dss-gate-clockaX^dss_ick_3430es2@e10ti,omap3-dss-interface-clockAX^usbhost_120m_fck@1400ti,gate-clockuX^usbhost_48m_fck@1400ti,dss-gate-clock2X^usbhost_ick@1410ti,omap3-dss-interface-clockAX^uart4_fck@1000ti,wait-gate-clockQX^clockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainhdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainod2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH X^dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `X^gpio@48310000ti,omap3-gpioH1gpio1 X ^ gpio@49050000ti,omap3-gpioIgpio2 gpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 X^gpio@49056000ti,omap3-gpioI`!gpio5 X^gpio@49058000ti,omap3-gpioI"gpio6 serial@4806a000ti,omap3-uartH HR12txrxuart1lserial@4806c000ti,omap3-uartHIJ34txrxuart2l@defaultNserial@49020000ti,omap3-uartIJ56txrxuart3li2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H  ti,twl4030@defaultNaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci +90Ewatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1--regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4w@w@regulator-vdd1ti,twl4030-vdd1 ' X^regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0X^regulator-vmmc2ti,twl4030-vmmc2:0X ^ regulator-vusb1v5ti,twl4030-vusb1v5X^regulator-vusb1v8ti,twl4030-vusb1v8X^regulator-vusb3v1ti,twl4030-vusb3v1X^regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@PX^regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio dtwl4030-usbti,twl4030-usb p~X^pwmti,twl4030-pwmX^pwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcpower4ti,twl4030-power-idle-osc-offti,twl4030-power-idlei2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3mailbox@48094000ti,omap3-mailboxmailboxH @ dsp . 9spi@48098000ti,omap2-mcspiH A+mcspi1D@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3@defaultNspi@4809a000ti,omap2-mcspiH B+mcspi2D +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3D tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4DFGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1R=>txrx_S@defaultN l u~mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx^FN@default~+wlcore@2 ti,wl1273 mmu@480bd400ti,omap2-iommuH mmu_ispX ^ mmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokayX ^ mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5%timer@4903a000ti,omap3430-timerI*timer6%timer@4903c000ti,omap3430-timerI+timer7%timer@4903e000ti,omap3430-timerI,timer82%timer@49040000ti,omap3430-timerI-timer92timer@48086000ti,omap3430-timerH`.timer102timer@48088000ti,omap3430-timerH/timer112timer@48304000ti,omap3430-timerH0@_timer12?usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ Oehci-phyohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH MZgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx_k+ X^nand@0,0ti,omap2-nand  }micron,mt29f4g16abbda3wbch8 ,,",,(;6J@YRjR{(+x-loader@0 x-loaderbootloaders@80000u-bootbootloaders_env@260000 u-boot-env&kernel@280000kernel(@filesystem@680000fshethernet@gpmcsmsc,lan9221smsc,lan9115*$  ;*,$Y<j6J$'{*A[u@defaultN  usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs @defaultNZ usb2-phy2dss@48050000 ti,omap3-dssHok dss_corefck+ @defaultNdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfcktv_dac_clkportendpoint+X^ssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ s ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx CDssi-port@4805b000ti,omap3-ssi-portHHtxrx EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hbase-addressint-address6 O``psO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+#@defaultNX^pinmux_hsusb2_2_pins0fPRT V X Z X^isp@480bc000 ti,omap3-ispH H | zports+bandgap@48002524H%$ti,omap36xx-bandgapmemory@80000000umemorywl12xx_vmmcregulator-fixedvwl1271w@w@  p X^hsusb2_phyusb-nop-xceiv  X^regulator-vddvarioregulator-fixed vddvarioPX^regulator-vdd33aregulator-fixedvdd33aPX^gpio_keys gpio-keys@defaultN sysboot2gpio3 osoundti,omap-twl4030 omap3logic  leds gpio-leds@defaultNled1led1 o cpu0led2led2 o  nonevideo_regregulator-fixed fixed-supply2Z2ZX^display@0 panel-dpi28okay@defaultN &portendpointX^panel-timingT@ 3 ; C P \* f r      backlightpwm-backlight@defaultN LK@, (2<FPZd  &  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplywp-gpioscd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequency#iommu-cellsti,#tlb-entriesstatusreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthlabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsgpiostartup-delay-usenable-active-highvin-supplyreset-gpioslinux,codewakeup-sourceti,modelti,mcbsplinux,default-triggerenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activepwmsbrightness-levelsdefault-brightness-level