m8{({lvscom,onriscti,am33xx +7OnRISC Baltos iR 2110chosenaliases=/ocp/i2c@44e0b000B/ocp/i2c@4802a000G/ocp/i2c@4819c000L/ocp/serial@44e09000T/ocp/serial@48022000\/ocp/serial@48024000d/ocp/serial@481a6000l/ocp/serial@481a8000t/ocp/serial@481aa000|/ocp/can@481cc000/ocp/can@481d0000/ocp/usb@47400000/usb@47401000/ocp/usb@47400000/usb@47401800#/ocp/usb@47400000/usb-phy@47401300#/ocp/usb@47400000/usb-phy@47401b00&/ocp/ethernet@4a100000/slave@4a100200&/ocp/ethernet@4a100000/slave@4a100300cpus+cpu@0arm,cortex-a8cpu  '( *28*cpupmuarm,cortex-a8-pmusocti,omap-inframpu ti,omap3-mpumpuocp simple-bus+'l3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus+ 'D(wkup_m3@100000ti,am3352-wkup-m3@  .umemdmemwkup_m38am335x-pm-firmware.elfG%M%prcm@200000 ti,am3-prcm @clocks+clk_32768_ckU fixed-clockbGMclk_rc32k_ckU fixed-clockb}GMvirt_19200000_ckU fixed-clockb$G M virt_24000000_ckU fixed-clockbn6G!M!virt_25000000_ckU fixed-clockb}x@G"M"virt_26000000_ckU fixed-clockbG#M#tclkin_ckU fixed-clockbGMdpll_core_ck@490Uti,am3-dpll-core-clock \hGMdpll_core_x2_ckUti,am3-dpll-x2-clockGMdpll_core_m4_ck@480Uti,divider-clockr}GMdpll_core_m5_ck@484Uti,divider-clockr}GMdpll_core_m6_ck@4d8Uti,divider-clockr}dpll_mpu_ck@488Uti,am3-dpll-clock  ,GMdpll_mpu_m2_ck@4a8Uti,divider-clockr}dpll_ddr_ck@494Uti,am3-dpll-no-gate-clock 4@GMdpll_ddr_m2_ck@4a0Uti,divider-clockr}GMdpll_ddr_m2_div2_ckUfixed-factor-clockdpll_disp_ck@498Uti,am3-dpll-no-gate-clock HTG M dpll_disp_m2_ck@4a4Uti,divider-clock r}GMdpll_per_ck@48cU!ti,am3-dpll-no-gate-j-type-clock pG M dpll_per_m2_ck@4acUti,divider-clock r}G M dpll_per_m2_div4_wkupdm_ckUfixed-factor-clock dpll_per_m2_div4_ckUfixed-factor-clock cefuse_fck@a20Uti,gate-clock clk_24mhzUfixed-factor-clock G M clkdiv32k_ckUfixed-factor-clock G M clkdiv32k_ick@14cUti,gate-clock LGMl3_gclkUfixed-factor-clockGMpruss_ocp_gclk@530U ti,mux-clock0mmu_fck@914Uti,gate-clock timer1_fck@528U ti,mux-clock(timer2_fck@508U ti,mux-clock timer3_fck@50cU ti,mux-clock  timer4_fck@510U ti,mux-clock timer5_fck@518U ti,mux-clock timer6_fck@51cU ti,mux-clock timer7_fck@504U ti,mux-clock usbotg_fck@47cUti,gate-clock |dpll_core_m4_div2_ckUfixed-factor-clockGMieee5000_fck@e4Uti,gate-clockwdt1_fck@538U ti,mux-clock8l4_rtc_gclkUfixed-factor-clockl4hs_gclkUfixed-factor-clockl3s_gclkUfixed-factor-clockl4fw_gclkUfixed-factor-clockl4ls_gclkUfixed-factor-clockG$M$sysclk_div_ckUfixed-factor-clockcpsw_125mhz_gclkUfixed-factor-clockGBMBcpsw_cpts_rft_clk@520U ti,mux-clock GCMCgpio0_dbclk_mux_ck@53cU ti,mux-clock <GMgpio0_dbclk@408Uti,gate-clockgpio1_dbclk@acUti,gate-clockgpio2_dbclk@b0Uti,gate-clockgpio3_dbclk@b4Uti,gate-clocklcd_gclk@534U ti,mux-clock  4GMmmc_clkUfixed-factor-clock gfx_fclk_clksel_ck@52cU ti,mux-clock ,GMgfx_fck_div_ck@52cUti,divider-clock,rsysclkout_pre_ck@700U ti,mux-clock GMclkout2_div_ck@700Uti,divider-clockrGMdbg_sysclk_ck@414Uti,gate-clockGMdbg_clka_ck@414Uti,gate-clockGMstm_pmd_clock_mux_ck@414U ti,mux-clockGMtrace_pmd_clk_mux_ck@414U ti,mux-clockGMstm_clk_div_ck@414Uti,divider-clockr@trace_clk_div_ck@414Uti,divider-clockr@clkout2_ck@700Uti,gate-clockclockdomainsclk_24mhz_clkdmti,clockdomainscm@210000ti,am3-scmsimple-bus! + '! pinmux@800pinctrl-single8+ pinmux_mmc2_pins8 2$2(2,2227G6M6pinmux_wl12xx_gpioGLMLpinmux_tps65910_pinsx7G1M1pinmux_i2c1_pinsX*\*G/M/pinmux_uart0_pinsp0tG,M,cpsw_default !$(<!@!D @D"HLPTX\"`"d"h"l"GDMDcpsw_sleep ''$'('<'@'D'@'D'H'L'P'T'X'\'`'d'h'l'GEMEdavinci_mdio_defaultH0LGFMFdavinci_mdio_sleepH'L'GGMGnandflash_pins_s0x000 00000p0t7|GIMIpinmux_uart1_pins@((x |'''G-M-scm_conf@0syscon+G9M9clocks+sys_clkin_ck@40U ti,mux-clock !"#@GMadc_tsc_fckUfixed-factor-clockdcan0_fckUfixed-factor-clockG8M8dcan1_fckUfixed-factor-clockG:M:mcasp0_fckUfixed-factor-clockmcasp1_fckUfixed-factor-clocksmartreflex0_fckUfixed-factor-clocksmartreflex1_fckUfixed-factor-clocksha0_fckUfixed-factor-clockaes0_fckUfixed-factor-clockrng_fckUfixed-factor-clockehrpwm0_tbclk@44e10664Uti,gate-clock$dG?M?ehrpwm1_tbclk@44e10664Uti,gate-clock$dG@M@ehrpwm2_tbclk@44e10664Uti,gate-clock$dGAMAwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc$$N.%7&'dma-router@f90ti,am335x-edma-crossbar@>I V(G3M3clockdomainsinterrupt-controller@48200000ti,am33xx-intcbwH GMedma@49000000ti,edma3-tpcctpccI .edma3_cc  'edma3_ccintedma3_mperredma3_ccerrintI@>)*+G(M(tptc@49800000ti,edma3-tptctptc0Ipedma3_tcerrintG)M)tptc@49900000ti,edma3-tptctptc1Iqedma3_tcerrintG*M*tptc@49a00000ti,edma3-tptctptc2Iredma3_tcerrintG+M+gpio@44e07000ti,omap4-gpiogpio1bwDp`gpio@4804c000ti,omap4-gpiogpio2bwHbG0M0gpio@481ac000ti,omap4-gpiogpio3bwH G.M.gpio@481ae000ti,omap4-gpiogpio4bwH>G7M7serial@44e09000ti,am3352-uartti,omap3-uartuart1blD Hokay((txrxdefault ,serial@48022000ti,am3352-uartti,omap3-uartuart2blH Iokay((txrxdefault - . !. +. 5.serial@48024000ti,am3352-uartti,omap3-uartuart3blH@ J disabled((txrxserial@481a6000ti,am3352-uartti,omap3-uartuart4blH` , disabledserial@481a8000ti,am3352-uartti,omap3-uartuart5blH - disabledserial@481aa000ti,am3352-uartti,omap3-uartuart6blH . disabledi2c@44e0b000 ti,omap4-i2c+i2c1DF disabledi2c@4802a000 ti,omap4-i2c+i2c2HGokaydefault /btps@2d- 0default 1 ti,tps65910?2K2W2c2o2{222regulators+regulator@0vrtcregulator@1vioregulator@2vdd1vdd_mpu tGMregulator@3vdd2 vdd_core t0regulator@4vdd3regulator@5vdig1regulator@6vdig2regulator@7vpllregulator@8vdacregulator@9 vaux1regulator@10 vaux2regulator@11 vaux33regulator@12 vmmcw@2ZG4M4regulator@13 vbbat24@50 at24,24c02+Pi2c@4819c000 ti,omap4-i2c+i2c3H disabledmmc@48060000ti,omap4-hsmmcmmc14AX 33txrx@ Hokayu4mmc@481d8000ti,omap4-hsmmcmmc2A((txrx Hokayu5default 6+wlcore@2 ti,wl1835 7mmc@47810000ti,omap4-hsmmcmmc3A G disabledspinlock@480ca000ti,omap4-hwspinlockH  spinlockwdt@44e35000 ti,omap3-wdt wd_timer2DP[can@481cc000ti,am3352-d_cand_can0H 8fck 9D4 disabledcan@481d0000ti,am3352-d_cand_can1H :fck 9D7 disabledmailbox@480C8000ti,omap4-mailboxH MmailboxG&M&wkup_m3  G'M'timer@44e31000ti,am335x-timer-1msDCtimer1%timer@48040000ti,am335x-timerHDtimer2timer@48042000ti,am335x-timerH Etimer3timer@48044000ti,am335x-timerH@\timer44timer@48046000ti,am335x-timerH`]timer54timer@48048000ti,am335x-timerH^timer64timer@4804a000ti,am335x-timerH_timer74rtc@44e3e000ti,am3352-rtcti,da830-rtcDKLrtcspi@48030000ti,omap4-mcspi+HAAspi00((((tx0rx0tx1rx1 disabledspi@481a0000ti,omap4-mcspi+H}Aspi10(*(+(,(-tx0rx0tx1rx1 disabledusb@47400000ti,am33xx-usbG@'+ usb_otg_hsokaycontrol@44e10620ti,am335x-usb-ctrl-moduleD DH.phy_ctrlwakeupokayG;M;usb-phy@47401300ti,am335x-usb-phyG@.phyokayO;G<M<usb@47401000ti,musb-am33xxokayG@G@ .mccontrolmc[hostcu <h========== = = = = =========== = = = = =rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phyG@.phy disabledO;G>M>usb@47401800ti,musb-am33xx disabledG@G@ .mccontrolmc[otgcu >h==============================rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 G@G@ G@0G@@@#.gluecontrollerschedulerqueuemgrglue>okayG=M=epwmss@48300000ti,am33xx-pwmssH0epwmss0+ disabled$'H0H0H0H0H0H0ecap@48300100ti,am3352-ecapti,am33xx-ecapH0$fckecap0 disabledpwm@48300200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0?$ tbclkfck disabledepwmss@48302000ti,am33xx-pwmssH0 epwmss1+ disabled$'H0!H0!H0!H0!H0"H0"ecap@48302100ti,am3352-ecapti,am33xx-ecapH0!$fck/ecap1 disabledpwm@48302200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0"@$ tbclkfck disabledepwmss@48304000ti,am33xx-pwmssH0@epwmss2+ disabled$'H0AH0AH0AH0AH0BH0Becap@48304100ti,am3352-ecapti,am33xx-ecapH0A$fck=ecap2 disabledpwm@48304200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0BA$ tbclkfck disabledethernet@4a100000ti,am335x-cpswti,cpswcpgmac0BC fckcpts   .JJ+ ()*+'?9okaydefaultsleep DFEPmdio@4a101000ti,cpsw-mdioti,davinci_mdio+ davinci_mdioZB@Jokaydefaultsleep FFGGHMHslave@4a100200coHvrmiislave@4a100300coH vrgmii-txidcpsw-phy-sel@44e10650ti,am3352-cpsw-phy-selDP .gmii-selocmcram@40300000 mmio-sram@0elm@48080000ti,am3352-elmH elmokayGKMKlcdc@4830e000ti,am33xx-tilcdcH0 $lcdc disabledtscadc@44e0d000ti,am3359-tscadcD adc_tsc disabledtscti,am3359-tscadcti,am3359-adcgpmc@50000000ti,am3352-gpmcgpmcP d (4rxtx+bwokaydefault I'GJMJnand@0,0ti,omap2-nand  J Jbch8 polledtrue/AR`,r,",(6@RR$;Ul(~+Ksham@53100000ti,omap4-shamshamSm ($rxokayaes@53500000 ti,omap4-aesaesSPg((txrxokaymcasp@48038000ti,am33xx-mcasp-audiomcasp0H F@.mpudatPQtxrx disabled(( txrxmcasp@4803C000ti,am33xx-mcasp-audiomcasp1H F@@.mpudatRStxrx disabled( ( txrxrng@48310000 ti,omap4-rngrngH1 omemory@80000000memoryfixedregulator0regulator-fixedvbatLK@LK@G2M2fixedregulator2default Lregulator-fixedvwl12712Z2Z 7pG5M5 compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d_can0d_can1usb0usb1phy0phy1ethernet0ethernet1device_typeregoperating-pointsvoltage-toleranceclocksclock-namesclock-latencycpu0-supplyinterruptsti,hwmodsrangesreg-namesti,pm-firmwarelinux,phandle#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shiftti,index-power-of-twopinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsti,rprocmboxes#dma-cellsdma-requestsdma-mastersinterrupt-controller#interrupt-cellsinterrupt-namesti,tptcsti,edma-memcpy-channelsgpio-controller#gpio-cellsti,no-reset-on-initstatusdmasdma-namespinctrl-namespinctrl-0dtr-gpiosdsr-gpiosdcd-gpiosrng-gpiosvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyti,en-ck32k-xtalregulator-compatibleregulator-always-onregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onpagesizeti,dual-voltti,needs-special-resetti,needs-special-hs-handlingvmmc-supplyti,non-removablebus-widthcap-power-off-card#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmti,spi-num-csti,ctrl_moddr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizeno_bd_rammac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftsysconpinctrl-1dual_emacbus_freqmac-addressphy_idphy-modedual_emac_res_vlanrmii-clock-ext#io-channel-cellsti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsrb-gpiosnand-bus-widthti,nand-ecc-optti,nand-xfer-typegpmc,device-nandgpmc,device-widthgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,clk-activation-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsti,elm-idgpiostartup-delay-usenable-active-high